aboutsummaryrefslogtreecommitdiff
path: root/src/codegen.zig
AgeCommit message (Expand)Author
2021-06-21cleanups related to unused paramsAndrew Kelley
2021-06-21fix code broken from previous commitJacob G-W
2021-06-21std, src, doc, test: remove unused variablesJacob G-W
2021-06-21stage2 Sema: implement @intToPtr (#9144)g-w1
2021-06-21stage2: simplify codegen for errorToInt and intToErrorJacob G-W
2021-06-09stage2 codegen: Remove hacks for discontinued SPU II backendjoachimschmidt557
2021-06-03Breaking hash map changes for 0.8.0Martin Wickham
2021-05-22stage2: Move BlockData out of ir.Inst.Blockjoachimschmidt557
2021-05-22stage2: rename ir.zig to air.zigAndrew Kelley
2021-05-17Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-17stage2 ARM: correct spilling in genArmMul as welljoachimschmidt557
2021-05-15Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-15stage2: remove SPU Mark II backendAndrew Kelley
2021-05-15codegen: implement const value rendering for ints <= 64 bitsAndrew Kelley
2021-05-14stage2 register manager: clean up API and add more unit testsjoachimschmidt557
2021-05-12Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-09stage2 ARM: Overhaul of genArmBinOpjoachimschmidt557
2021-05-09Merge pull request #8474 from gracefuu/grace/encode-instructionAndrew Kelley
2021-05-01stage2: dbg_stmt ZIR instructions have line/colAndrew Kelley
2021-04-28stage2: implement semantic analysis for functions and global varsAndrew Kelley
2021-04-28stage2: semaDecl properly analyzes the decl blockAndrew Kelley
2021-04-28Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-04-25stage2 register manager: Use an array instead of a hashmap for trackingjoachimschmidt557
2021-04-24Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-04-20stage2: fix compile error in codegenjacob gw
2021-04-19AstGen: implement inline asm outputAndrew Kelley
2021-04-17stage2 codegen: Fix silent bug in reuseOperandjoachimschmidt557
2021-04-16stage2 x86_64: fix incorrect comment in genX8664BinMathgracefu
2021-04-16stage2 x86_64: force 64 bit mode when loading address of GOTgracefu
2021-04-16stage2 x86_64: fix codegen ensureCapacity bug for function callsgracefu
2021-04-16stage2 x86_64: bugfix abi_size == 64 should be abi_size == 8gracefu
2021-04-16stage2 x86_64: try to fix RIP-relative offset to GOT for machogracefu
2021-04-16stage2 x86_64: simplify inst encoder to a set of dumb helper fnsgracefu
2021-04-16stage2 x86_64: implement integer mulgracefu
2021-04-16stage2 x86_64: use abi size to determine 64-bit operationgracefu
2021-04-16stage2 x86_64: refactor codegen to use inst encodergracefu
2021-04-15stage2: entry point via std lib and proper updated file detectionAndrew Kelley
2021-04-11stage2 ARM: Add fibonacci testjoachimschmidt557
2021-04-11stage2 codegen: Set MCValue of register arguments to their stack copyjoachimschmidt557
2021-04-09Merge pull request #8470 from ziglang/stage2-startAndrew Kelley
2021-04-08stage2: simplify Decl src_node fieldAndrew Kelley
2021-04-08Merge pull request #8464 from gracefuu/grace/wasm-opsAndrew Kelley
2021-04-08stage2: Add .div to ir.ziggracefu
2021-04-07stage2 regalloc: Add unit test for getRegjoachimschmidt557
2021-04-06stage2 regalloc: Add getReg and getRegWithoutTrackingjoachimschmidt557
2021-04-02stage2 AArch64: Add ldrh and ldrb instructionsjoachimschmidt557
2021-04-02stage2 register_manager: Add unit tests for tryAllocReg and allocRegjoachimschmidt557
2021-04-02stage2 codegen: Extract register management code into separate filejoachimschmidt557
2021-04-01stage2: implement structs in the frontendAndrew Kelley
2021-03-31Merge pull request #8266 from ziglang/zir-memory-layoutAndrew Kelley
generated by cgit v1.2.3 (git 2.39.1) at 2025-12-28 09:16:50 +0000