1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
|
/* $NetBSD: nvmm_ioctl.h,v 1.12 2020/09/08 16:58:38 maxv Exp $ */
/*
* Copyright (c) 2018-2020 Maxime Villard, m00nbsd.net
* All rights reserved.
*
* This code is part of the NVMM hypervisor.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#ifndef _NVMM_IOCTL_H_
#define _NVMM_IOCTL_H_
#include <sys/ioccom.h>
#include <dev/nvmm/nvmm.h>
struct nvmm_ioc_capability {
struct nvmm_capability cap;
};
struct nvmm_ioc_machine_create {
nvmm_machid_t machid;
};
struct nvmm_ioc_machine_destroy {
nvmm_machid_t machid;
};
struct nvmm_ioc_machine_configure {
nvmm_machid_t machid;
uint64_t op;
void *conf;
};
struct nvmm_ioc_vcpu_create {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
};
struct nvmm_ioc_vcpu_destroy {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
};
struct nvmm_ioc_vcpu_configure {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
uint64_t op;
void *conf;
};
struct nvmm_ioc_vcpu_setstate {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
};
struct nvmm_ioc_vcpu_getstate {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
};
struct nvmm_ioc_vcpu_inject {
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
};
struct nvmm_ioc_vcpu_run {
/* input */
nvmm_machid_t machid;
nvmm_cpuid_t cpuid;
/* output */
struct nvmm_vcpu_exit exit;
};
struct nvmm_ioc_hva_map {
nvmm_machid_t machid;
uintptr_t hva;
size_t size;
int flags;
};
struct nvmm_ioc_hva_unmap {
nvmm_machid_t machid;
uintptr_t hva;
size_t size;
int flags;
};
struct nvmm_ioc_gpa_map {
nvmm_machid_t machid;
uintptr_t hva;
gpaddr_t gpa;
size_t size;
int prot;
};
struct nvmm_ioc_gpa_unmap {
nvmm_machid_t machid;
gpaddr_t gpa;
size_t size;
};
struct nvmm_ctl_mach_info {
/* input */
nvmm_machid_t machid;
/* output */
uint32_t nvcpus;
uint64_t nram;
pid_t pid;
time_t time;
};
struct nvmm_ioc_ctl {
int op;
#define NVMM_CTL_MACH_INFO 0
void *data;
size_t size;
};
#define NVMM_IOC_CAPABILITY _IOR ('N', 0, struct nvmm_ioc_capability)
#define NVMM_IOC_MACHINE_CREATE _IOWR('N', 1, struct nvmm_ioc_machine_create)
#define NVMM_IOC_MACHINE_DESTROY _IOW ('N', 2, struct nvmm_ioc_machine_destroy)
#define NVMM_IOC_MACHINE_CONFIGURE _IOW ('N', 3, struct nvmm_ioc_machine_configure)
#define NVMM_IOC_VCPU_CREATE _IOW ('N', 4, struct nvmm_ioc_vcpu_create)
#define NVMM_IOC_VCPU_DESTROY _IOW ('N', 5, struct nvmm_ioc_vcpu_destroy)
#define NVMM_IOC_VCPU_CONFIGURE _IOW ('N', 6, struct nvmm_ioc_vcpu_configure)
#define NVMM_IOC_VCPU_SETSTATE _IOW ('N', 7, struct nvmm_ioc_vcpu_setstate)
#define NVMM_IOC_VCPU_GETSTATE _IOW ('N', 8, struct nvmm_ioc_vcpu_getstate)
#define NVMM_IOC_VCPU_INJECT _IOW ('N', 9, struct nvmm_ioc_vcpu_inject)
#define NVMM_IOC_VCPU_RUN _IOWR('N', 10, struct nvmm_ioc_vcpu_run)
#define NVMM_IOC_GPA_MAP _IOW ('N', 11, struct nvmm_ioc_gpa_map)
#define NVMM_IOC_GPA_UNMAP _IOW ('N', 12, struct nvmm_ioc_gpa_unmap)
#define NVMM_IOC_HVA_MAP _IOW ('N', 13, struct nvmm_ioc_hva_map)
#define NVMM_IOC_HVA_UNMAP _IOW ('N', 14, struct nvmm_ioc_hva_unmap)
#define NVMM_IOC_CTL _IOW ('N', 20, struct nvmm_ioc_ctl)
#endif /* _NVMM_IOCTL_H_ */
|
