index
:
zig
0.10.x
0.11.x
0.12.x
0.14.x
0.15.x
0.7.x
0.8.x
0.9.x
ArrayList-reserve
Io.net
aro
ast-node-methods
async-await-demo
autofix
ci-perf-comment
ci-scripts
ci-tarballs
cli
comptime-allocator
elfv2-dyn
fixes
fuzz-macos
hcs
incr-bug
io-threaded-no-queue
jobserver
json-diagnostics
llvm-ir-nosanitize-metadata
macos-debug-info
main
make-vs-configure
master
more-doctests
new-pkg-hash
powerpc64le
restricted-function-pointers
rework-comptime-mutation
sans-aro
sha1-stream
spork8
stage2-async
threadpool
threadtheft
wasm-linker-writer
wrangle-writer-buffering
General-purpose programming language and toolchain for maintaining robust, optimal, and reusable software. https://ziglang.org
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2022-03-14
stage2: LLVM codegen of arrays should use type length, not value length
Mitchell Hashimoto
2022-03-14
stage2: rework Value storage of structs and arrays
Andrew Kelley
2022-03-14
stage2: reify structs and tuples (#11144)
Mitchell Hashimoto
2022-03-14
Sema: improve lowering of stores to bitcasted vector pointers
Andrew Kelley
2022-03-14
Sema: Type.abiSize asserts instead of using max with alignment
Andrew Kelley
2022-03-14
LLVM: fix int_to_float signedness detection
Andrew Kelley
2022-03-14
LLVM: fix debug info for local vars
Andrew Kelley
2022-03-13
Merge pull request #11150 from joachimschmidt557/stage2-aarch64
Joachim Schmidt
2022-03-13
std+macho: revert and fix exposing Mach wrappers in std.os and std.c
Jakub Konka
2022-03-13
macho: simplify writing atoms for stage2
Jakub Konka
2022-03-13
macos: add Mach task abstraction
Jakub Konka
2022-03-13
stage2 AArch64: enable mul for ints with <= 64 bits
joachimschmidt557
2022-03-13
stage2 AArch64: implement ptr_add for all element sizes
joachimschmidt557
2022-03-13
stage2 AArch64: spill compare flags when necessary
joachimschmidt557
2022-03-13
stage2 AArch64: Implement bit shifting with immediate operands
joachimschmidt557
2022-03-13
stage2 AArch64: implement bit shifts with register operands
joachimschmidt557
2022-03-13
stage2: add debug info for locals in the LLVM backend
Andrew Kelley
2022-03-12
Merge pull request #11130 from mitchellh/reify-enum
Andrew Kelley
2022-03-12
fix nvptx test failure #10968
Guillaume Wenzek
2022-03-12
Merge pull request #11133 from Vexu/stage2
Andrew Kelley
2022-03-12
stage2: reify opaque {}
Mitchell Hashimoto
2022-03-12
stage2 x86_64: Fix assertion in getResolvedInstValue
joachimschmidt557
2022-03-12
AstGen: fix nosuspendExpr handling result location twice
Veikka Tuominen
2022-03-12
stage2 llvm: do not use getIntrinsic for airFrameAddress
Veikka Tuominen
2022-03-12
Sema: always allow coercing error set to current inferred error set
Veikka Tuominen
2022-03-12
Sema: fix else branch check when switching on error set
Veikka Tuominen
2022-03-12
Sema: fix typo in resolvePeerTypes
Veikka Tuominen
2022-03-11
Type.eql: check fn attributes before params
Andrew Kelley
2022-03-11
LLVM: use hasRuntimeBitsIgnoreComptime instead of hasRuntimeBits
Andrew Kelley
2022-03-11
stage2: use usizecast for safety
Mitchell Hashimoto
2022-03-11
stage2: reify should use pointerDecl to get array value
Mitchell Hashimoto
2022-03-11
stage2: enum field length must be a usize
Mitchell Hashimoto
2022-03-11
LLVM: fix debug info for pointers to void
Andrew Kelley
2022-03-11
Sema: fix inline/comptime function calls with inferred errors
Andrew Kelley
2022-03-11
Sema: fix resolution of inferred error sets
Andrew Kelley
2022-03-11
stage2: remove SPDX license header comments
Andrew Kelley
2022-03-11
stage2: zirReify for enums
Mitchell Hashimoto
2022-03-11
Merge pull request #11125 from jmc-88/cbe
Andrew Kelley
2022-03-11
CBE: implement clz, ctz for ints <= 128 bits
Daniele Cocca
2022-03-11
stage2: is_non_error always returns comptime true for empty error set
Mitchell Hashimoto
2022-03-11
stage2: Array len field should be a usize not comptime_int
Mitchell Hashimoto
2022-03-11
Sema: make `@hasField` support tuples too
Andrew Kelley
2022-03-11
stage2: @hasField for anon structs
Mitchell Hashimoto
2022-03-11
Merge pull request #11120 from Vexu/stage2
Andrew Kelley
2022-03-11
Sema: make check for whether call should be memoized more thorough
Veikka Tuominen
2022-03-11
stage2 ARM: implement caller-saved registers
joachimschmidt557
2022-03-11
stage2 regalloc: replace Register.allocIndex with generic indexOfReg
joachimschmidt557
2022-03-11
Sema: implement `@shuffle` at comptime and for differing lengths
Veikka Tuominen
2022-03-11
stage2: implement `@shuffle` at runtime
Veikka Tuominen
2022-03-11
Sema: enable shl and bitwise for vectors at runtime
Veikka Tuominen
[next]