aboutsummaryrefslogtreecommitdiff
path: root/src/zir_sema.zig
AgeCommit message (Expand)Author
2021-01-19astgen: eliminate rlWrapPtr and all its callsitesAndrew Kelley
2021-01-18stage2: rework ZIR/TZIR for optionals and error unionsAndrew Kelley
2021-01-16stage2: implement error notes and regress -femit-zirAndrew Kelley
2021-01-11Merge branch 'Stage2 begin implementing container types'Andrew Kelley
2021-01-05stage2: add compile log statementg-w1
2021-01-04stage2: add more perf tracing pointsAndrew Kelley
2021-01-04stage2: improvements to `@setEvalBranchQuota`Andrew Kelley
2021-01-04stage2: implementation of `@setEvalBranchQuota`:g-w1
2021-01-02stage2: support recursive inline/comptime functionsAndrew Kelley
2021-01-02stage2: fix handling compile error in inline fn callAndrew Kelley
2021-01-02stage2: re-use ZIR for comptime and inline callsAndrew Kelley
2021-01-02stage2: implement function call inlining in the frontendAndrew Kelley
2021-01-02stage2: comptime function callsAndrew Kelley
2021-01-02convert more {} to {d} and {s}Andrew Kelley
2021-01-02stage2: Use {s} instead of {} when formatting stringsLemonBoy
2020-12-31stage2: compile error for invalid `var` typeAndrew Kelley
2020-12-31stage2: no Payload for Type.Tag.inferred_allocAndrew Kelley
2020-12-31stage2: inferred local variablesAndrew Kelley
2020-12-30stage2: rework Value Payload layoutAndrew Kelley
2020-12-30stage2: rework Type Payload layoutAndrew Kelley
2020-12-29stage2: C backend improvementsAndrew Kelley
2020-12-28Revert "stage2: add compile log statement (#7191)"Andrew Kelley
2020-12-28stage2: make Alloc(Inferred) have mutabality info (#7570)g-w1
2020-12-26make compileError use an UnOp since its operand is just a *Instg-w1
2020-12-26add test for @compileError in zig code, not only zirg-w1
2020-12-26change zir definition to use *Inst instead of []const u8g-w1
2020-12-26stage2: add compile log statement (#7191)g-w1
2020-12-23Merge pull request #7507 from joachimschmidt557/stage2-armVeikka Tuominen
2020-12-23stage2: @TypeOf (#7475)g-w1
2020-12-21stage2 ARM: implement basic binary bitwise operationsjoachimschmidt557
2020-11-17stage2: initial container astgenVexu
2020-10-30stage2: return same hash for different representations of same valueVexu
2020-10-30stage2: switch comptime executionVexu
2020-10-30stage2: implement switch validation for integersVexu
2020-10-30stage2: switch ranges and multi item prongsVexu
2020-10-30stage2: disallow switching on floatsVexu
2020-10-30stage2: redesign switchbrVexu
2020-10-30stage2: switch emit zirVexu
2020-10-30stage2: basic switch analysisVexu
2020-10-30stage2: basic switch validationVexu
2020-10-30stage2: switch astgenVexu
2020-10-30stage2: detect import outside file pathVexu
2020-09-30stage2: struct type field accessVexu
2020-09-30stage2: very basic importsVexu
2020-09-30stage2: add import builtin stubVexu
2020-09-21rename src-self-hosted/ to src/Andrew Kelley