index
:
zig
0.10.x
0.11.x
0.12.x
0.14.x
0.15.x
0.7.x
0.8.x
0.9.x
ArrayList-reserve
Io.net
aro
ast-node-methods
async-await-demo
autofix
ci-perf-comment
ci-scripts
ci-tarballs
cli
comptime-allocator
elfv2-dyn
fixes
fuzz-macos
hcs
incr-bug
io-threaded-no-queue
jobserver
json-diagnostics
llvm-ir-nosanitize-metadata
macos-debug-info
main
make-vs-configure
master
more-doctests
new-pkg-hash
powerpc64le
restricted-function-pointers
rework-comptime-mutation
sans-aro
sha1-stream
spork8
stage2-async
threadpool
threadtheft
wasm-linker-writer
wrangle-writer-buffering
General-purpose programming language and toolchain for maintaining robust, optimal, and reusable software. https://ziglang.org
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
ir.zig
Age
Commit message (
Expand
)
Author
2021-04-08
stage2: Add .div to ir.zig
gracefu
2021-04-01
stage2: implement structs in the frontend
Andrew Kelley
2021-03-31
Sema: fix else case code generation for switch
Andrew Kelley
2021-03-28
stage2: implement sema for @errorToInt and @intToError
jacob gw
2021-03-23
stage2: fix while loops
Andrew Kelley
2021-03-18
stage2: the code is compiling again
Andrew Kelley
2021-03-17
stage2: Module and Sema are compiling again
Andrew Kelley
2021-03-17
stage2: work through some compile errors in Module and Sema
Andrew Kelley
2021-03-16
stage2: *WIP*: rework ZIR memory layout; overhaul source locations
Andrew Kelley
2021-03-11
stage2 tzir: Add wrapping integer arithmetic instructions
joachimschmidt557
2021-03-02
stage2 ARM: Implement basic integer multiplication
joachimschmidt557
2021-02-25
improve stage2 to allow catch at comptime:
g-w1
2021-02-12
stage2: more progress towards Module/astgen building with new mem layout
Andrew Kelley
2021-02-01
stage2 cbe: implement switchbr
Veikka Tuominen
2021-01-31
astgen: rework labeled blocks
Andrew Kelley
2021-01-31
sema: after block gets peer type resolved, insert type coercions
Andrew Kelley
2021-01-31
stage2: rework astgen result locations
Andrew Kelley
2021-01-18
stage2: rework ZIR/TZIR for optionals and error unions
Andrew Kelley
2021-01-01
std: have std.meta.fieldInfo take an enum rather than a string
daurnimator
2020-12-31
stage2: inferred local variables
Andrew Kelley
2020-12-21
stage2 ARM: implement basic binary bitwise operations
joachimschmidt557
2020-10-30
stage2: switch comptime execution
Vexu
2020-10-30
stage2: switch ranges and multi item prongs
Vexu
2020-10-30
stage2: redesign switchbr
Vexu
2020-10-30
stage2: switch emit zir
Vexu
2020-10-30
stage2: basic switch analysis
Vexu
2020-09-21
rename src-self-hosted/ to src/
Andrew Kelley