aboutsummaryrefslogtreecommitdiff
path: root/src/codegen
AgeCommit message (Expand)Author
2021-03-22Fix getNot and add test casesLuuk de Gram
2021-03-22Implement more instructions for more control flow supportLuuk de Gram
2021-03-17zld: use aarch64 for opcodesJakub Konka
2021-03-16stage2 llvm bindings: use correct type for LLVMBool for ABI compatTadeo Kondrak
2021-03-14stage2 llvm bindings: rename LLVMBool to BoolTadeo Kondrak
2021-03-08stage2: error union payload must also be a valid variable typeVeikka Tuominen
2021-03-08stage2 cbe: add error union and error union operationsjacob gw
2021-03-08stage2 cbe: non pointer optionalsVeikka Tuominen
2021-03-08stage2 cbe: errorsVeikka Tuominen
2021-03-08stage2 cbe: regular optional typesVeikka Tuominen
2021-03-08stage2 cbe: pointer like optionalsVeikka Tuominen
2021-03-06stage2: implement var argsVeikka Tuominen
2021-03-02stage2: add support for optionals in the LLVM backendTimon Kruiper
2021-02-24zig fmt src/Andrew Kelley
2021-02-24Merge remote-tracking branch 'origin/master' into ast-memory-layoutAndrew Kelley
2021-02-21Merge pull request #7960 from Luukdegram/wasm-externVeikka Tuominen
2021-02-16std: remove io.AutoIndentingStreamIsaac Freund
2021-02-09stage2 ARM: fix callee_preserved_regsjoachimschmidt557
2021-02-05Ensure function indices are correct and fix a memory leakLuuk de Gram
2021-02-05Create type declarations for extern functions and write the 'import' sectionLuuk de Gram
2021-02-01Merge pull request #7827 from Snektron/spirv-setupAndrew Kelley
2021-02-01Merge pull request #7895 from Luukdegram/wasm-control-flowAndrew Kelley
2021-02-01stage2: reimplement switchVeikka Tuominen
2021-02-01stage2 cbe: implement not and some bitwise opsVeikka Tuominen
2021-02-01stage2 cbe: implement switchbrVeikka Tuominen
2021-02-01stage2 cbe: block resultsVeikka Tuominen
2021-02-01stage2 cbe: condbr and breaksVeikka Tuominen
2021-02-01stage2 cbe: use AutoIndentingStreamVeikka Tuominen
2021-02-01stage2 cbe: loop instructionVeikka Tuominen
2021-01-26Add tests, fix locals that are created in blocks like loops, and handle all b...Luuk de Gram
2021-01-25Merge pull request #7846 from LemonBoy/filtertestAndrew Kelley
2021-01-24Nested conditions and loops supportLuuk de Gram
2021-01-23add LTO supportAndrew Kelley
2021-01-22std: Update `test ""` to `test` where it makes senseLemonBoy
2021-01-19SPIR-V: Use free list for result id generationRobin Voetter
2021-01-19SPIR-V: OpMemoryModel and basic capability generationRobin Voetter
2021-01-19SPIR-V: Make emitting binary more efficientRobin Voetter
2021-01-19SPIR-V: Add glsl450 and vulkan spir-v operating system definitionsRobin Voetter
2021-01-19SPIR-V: Linking and codegen setupRobin Voetter
2021-01-19SPIR-V: Add generated specificationRobin Voetter
2021-01-18update wasm backend to match new Module APIAndrew Kelley
2021-01-18Merge pull request #7797 from Luukdegram/wasm-refactorAndrew Kelley
2021-01-17stage2 AArch64: add add/subtract (immediate) instructionsjoachimschmidt557
2021-01-17stage2 aarch64: add basic function pro/epilogueJakub Konka
2021-01-16stage2: implement error notes and regress -femit-zirAndrew Kelley
2021-01-16stage2 ARM: add extra load/store instructionsjoachimschmidt557
2021-01-16stage2 AArch64: add very basic return valuesjoachimschmidt557
2021-01-16Generate correct opcode for 'addGen' depending on typeLuuk de Gram
2021-01-16Add tests and move tests to wasm's own fileLuuk de Gram
2021-01-15Cleanup and 'add' instruction for bigger test areaLuuk de Gram
generated by cgit v1.2.3 (git 2.39.1) at 2025-12-28 20:52:40 +0000