aboutsummaryrefslogtreecommitdiff
path: root/src/codegen
AgeCommit message (Expand)Author
2021-04-08Refactor link/wasm.zig to use offset tableLuuk de Gram
2021-04-08CleanupLuuk de Gram
2021-04-08Calculate data length to ensure correct pointer offsetsLuuk de Gram
2021-04-08Basic "Hello world" workingLuuk de Gram
2021-04-08Merge pull request #8464 from gracefuu/grace/wasm-opsAndrew Kelley
2021-04-08stage2 AArch64: Add conditional branch instructionsjoachimschmidt557
2021-04-08stage2 wasm: Add bitwise/boolean ops &, |, ^, and, orgracefu
2021-04-08stage2: Add .div to ir.ziggracefu
2021-04-07C backend: enumerate all the types in renderTypeAndrew Kelley
2021-04-06C backend: implement Enum types and valuesAndrew Kelley
2021-04-05stage2 wasm codegen: refactor to use wasm.buildOpcodegracefu
2021-04-05std/wasm: add buildOpcode to help construction of `Opcode`sgracefu
2021-04-05stage2 wasm: codegen `mul` opgracefu
2021-04-05stage2 wasm: codegen `sub` opgracefu
2021-04-04LLVM sub-arch triple: remove TODO commentAndrew Kelley
2021-04-02stage2: progress towards basic structsAndrew Kelley
2021-04-02stage2 AArch64: Add ldrh and ldrb instructionsjoachimschmidt557
2021-03-31Merge pull request #8266 from ziglang/zir-memory-layoutAndrew Kelley
2021-03-31stage2 AArch64: implement strb and strhjoachimschmidt557
2021-03-28Merge remote-tracking branch 'origin/master' into zir-memory-layoutAndrew Kelley
2021-03-28stage2: implement sema for @errorToInt and @intToErrorjacob gw
2021-03-23stage2: handle void value in genRet in LLVM backendTimon Kruiper
2021-03-23stage2: rename fail to todo in LLVM backendTimon Kruiper
2021-03-22Fix getNot and add test casesLuuk de Gram
2021-03-22Implement more instructions for more control flow supportLuuk de Gram
2021-03-20stage2: restructure LLVM backendTimon Kruiper
2021-03-19llvm backend: use new srclocjacob gw
2021-03-18stage2: the code is compiling againAndrew Kelley
2021-03-18stage2: get Module and Sema compiling againAndrew Kelley
2021-03-17zld: use aarch64 for opcodesJakub Konka
2021-03-16stage2 llvm bindings: use correct type for LLVMBool for ABI compatTadeo Kondrak
2021-03-14stage2 llvm bindings: rename LLVMBool to BoolTadeo Kondrak
2021-03-08stage2: error union payload must also be a valid variable typeVeikka Tuominen
2021-03-08stage2 cbe: add error union and error union operationsjacob gw
2021-03-08stage2 cbe: non pointer optionalsVeikka Tuominen
2021-03-08stage2 cbe: errorsVeikka Tuominen
2021-03-08stage2 cbe: regular optional typesVeikka Tuominen
2021-03-08stage2 cbe: pointer like optionalsVeikka Tuominen
2021-03-06stage2: implement var argsVeikka Tuominen
2021-03-02stage2: add support for optionals in the LLVM backendTimon Kruiper
2021-02-24zig fmt src/Andrew Kelley
2021-02-24Merge remote-tracking branch 'origin/master' into ast-memory-layoutAndrew Kelley
2021-02-21Merge pull request #7960 from Luukdegram/wasm-externVeikka Tuominen
2021-02-16std: remove io.AutoIndentingStreamIsaac Freund
2021-02-09stage2 ARM: fix callee_preserved_regsjoachimschmidt557
2021-02-05Ensure function indices are correct and fix a memory leakLuuk de Gram
2021-02-05Create type declarations for extern functions and write the 'import' sectionLuuk de Gram
2021-02-01Merge pull request #7827 from Snektron/spirv-setupAndrew Kelley
2021-02-01Merge pull request #7895 from Luukdegram/wasm-control-flowAndrew Kelley
2021-02-01stage2: reimplement switchVeikka Tuominen
generated by cgit v1.2.3 (git 2.39.1) at 2025-12-28 02:46:27 +0000