aboutsummaryrefslogtreecommitdiff
path: root/src/codegen
AgeCommit message (Expand)Author
2021-05-22SPIR-V: Generate locals at the start of a functionRobin Voetter
2021-05-22SPIR-V: Debug line info/source infoRobin Voetter
2021-05-22SPIR-V: DeclGen constructor/destructorRobin Voetter
2021-05-22SPIR-V: branchingRobin Voetter
2021-05-22SPIR-V: Pass source location to genType and genConstant for better error repo...Robin Voetter
2021-05-22SPIR-V: Preliminary alloc/store/load generationRobin Voetter
2021-05-22SPIR-V: Split out genCmp from genBinOpRobin Voetter
2021-05-22SPIR-V: Preliminary integer constant encodingRobin Voetter
2021-05-22SPIR-V: ResultId and Word aliases to improve code clarityRobin Voetter
2021-05-22SPIR-V: Put types in SPIRVModule, some general restructuringRobin Voetter
2021-05-22SPIR-V: Use Value.toFloat instead of switching on value tag when generating f...Robin Voetter
2021-05-20Also support multi-prong branchesLuuk de Gram
2021-05-20stage2 wasm: Support basic switchesLuuk de Gram
2021-05-20wasm backend: implement `multi_value` for `WValue`Luuk de Gram
2021-05-19Do not create a local for the struct itself + test casesLuuk de Gram
2021-05-19Initial support for structs in wasm backendLuuk de Gram
2021-05-19Explicit return & more complex wasm enum testLuuk de Gram
2021-05-19wasm backend - Initial enum supportLuuk de Gram
2021-05-17Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-16SPIR-V: Unary not operationRobin Voetter
2021-05-16SPIR-V: bool binary operationsRobin Voetter
2021-05-16SPIR-V: comparison and equality operationsRobin Voetter
2021-05-16SPIR-V: More bitwise binary operationsRobin Voetter
2021-05-16SPIR-V: More binary operationsRobin Voetter
2021-05-16SPIR-V: genBinOp setupRobin Voetter
2021-05-16SPIR-V: Some initial floating point constant generationRobin Voetter
2021-05-16SPIR-V: Some instructions + constant generation setupRobin Voetter
2021-05-16SPIR-V: Function parameter generationRobin Voetter
2021-05-16SPIR-V: OpFunction/OpFunctionEnd generationRobin Voetter
2021-05-16SPIR-V: Proper floating point type generationRobin Voetter
2021-05-16SPIR-V: Function prototype generationRobin Voetter
2021-05-16SPIR-V: Compute backing integer bitsRobin Voetter
2021-05-16SPIR-V: Restructure codegen a bitRobin Voetter
2021-05-15Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-15stage2: remove SPU Mark II backendAndrew Kelley
2021-05-15codegen: implement const value rendering for ints <= 64 bitsAndrew Kelley
2021-05-14SPIR-V: Re-generate spec.zigRobin Voetter
2021-05-14SPIR-V: Begin generating typesRobin Voetter
2021-05-13AstGen: fix elision of store_to_block_ptr for condbrAndrew Kelley
2021-05-12Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-11C backend: fix emitting '$' in identifier namesAndrew Kelley
2021-05-11stage2: add `owns_tv` flag to `Module.Decl`Andrew Kelley
2021-05-08fix merge conflicts from previous commitAndrew Kelley
2021-05-09Merge pull request #8474 from gracefuu/grace/encode-instructionAndrew Kelley
2021-05-08Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-05-08update usage of std.testing in stage2Veikka Tuominen
2021-04-28stage2: semaDecl properly analyzes the decl blockAndrew Kelley
2021-04-28Merge remote-tracking branch 'origin/master' into stage2-whole-file-astgenAndrew Kelley
2021-04-28stage2 riscv64: cleanup code and add testsjoachimschmidt557
2021-04-19AstGen: implement inline asm outputAndrew Kelley
generated by cgit v1.2.3 (git 2.39.1) at 2025-12-28 07:38:58 +0000