aboutsummaryrefslogtreecommitdiff
path: root/src/codegen
AgeCommit message (Expand)Author
2021-08-12stage2 llvm backend: implement const inttoptrAndrew Kelley
2021-08-07stage2: pass some error union testsAndrew Kelley
2021-08-07stage2: pass some pointer testsAndrew Kelley
2021-08-06stage2: fix generics with non-comptime anytype parametersAndrew Kelley
2021-08-05stage2: return type expressions of generic functionsAndrew Kelley
2021-08-04stage2: std.mem.eql works nowAndrew Kelley
2021-08-04stage2 generics improvements: anytype and param type exprsAndrew Kelley
2021-08-01Merge pull request #9496 from Luukdegram/stage2-wasmAndrew Kelley
2021-08-01stage2: implement `@truncate`Andrew Kelley
2021-08-01wasm: Resolve feedback (wrapping arbitrary int sizes)Luuk de Gram
2021-08-01wasm: Implement optionalsLuuk de Gram
2021-08-01wasm: Implement wrapping operands, add opcodes to wasm.zigLuuk de Gram
2021-07-29stage2: garbage collect unused anon declsAndrew Kelley
2021-07-29stage2: more principled approach to comptime referencesAndrew Kelley
2021-07-27stage2: implement `@boolToInt`Andrew Kelley
2021-07-27llvm backend: LLVMGetNamedGlobalAlias requires a null terminated stringAndrew Kelley
2021-07-27stage2: `zig test` now works with the LLVM backendAndrew Kelley
2021-07-26stage2: improvements towards `zig test`Andrew Kelley
2021-07-25stage2 llvm backend improvements working towards `zig test`Andrew Kelley
2021-07-25stage2 llvm backend: implement llvmType for error union and slicesAndrew Kelley
2021-07-25stage2 llvm backend: DeclGen and DeclFn have context fieldAndrew Kelley
2021-07-25stage2 llvm backend: rename getLLVMType to llvmTypeAndrew Kelley
2021-07-24stage2 llvm backend: implement assembly and ptrtointAndrew Kelley
2021-07-24Re-enable switch test cases and fix regressionsLuuk de Gram
2021-07-24Support multi-value prongsLuuk de Gram
2021-07-24Allow negative valuesLuuk de Gram
2021-07-24switchbr: When prongs are sparse values, use if/else-chainLuuk de Gram
2021-07-24wasm: Rewrite switch_br to use `br_table` insteadLuuk de Gram
2021-07-23stage2: improvements towards `zig test`Andrew Kelley
2021-07-22add -femit-llvm-bc CLI option and implement itAndrew Kelley
2021-07-20stage2: C backend: fix ret AIR instructionAndrew Kelley
2021-07-20stage2: C backend: implement support for switch_br AIRAndrew Kelley
2021-07-20Sema: reimplement runtime switchAndrew Kelley
2021-07-20Resolve regressionsLuuk de Gram
2021-07-20wasm: Resolve regressions, add intcast supportLuuk de Gram
2021-07-20stage2: fix compile errors in LLVM backendAndrew Kelley
2021-07-20stage2: wasm backend: update to latest naming conventionAndrew Kelley
2021-07-20stage2: fix AIR not instruction (see prev commit)Andrew Kelley
2021-07-20cbe: fix not (it is a ty_op, not un_op)Jacob G-W
2021-07-20stage2: update LLVM backend to new AIR memory layoutAndrew Kelley
2021-07-20stage2: rework C backend for new AIR memory layoutAndrew Kelley
2021-07-20Refactor entire wasm-backend to use new AIR memory layoutLuuk de Gram
2021-07-20Fix wasm-related compile errors:Luuk de Gram
2021-07-20stage2: compile error fixes for AIR memory layout branchAndrew Kelley
2021-07-20stage2: Air and Liveness are passed ephemerallyAndrew Kelley
2021-07-20stage2: first pass over Module.zig for AIR memory layoutAndrew Kelley
2021-07-20stage2: update Liveness, SPIR-V for new AIR memory layoutAndrew Kelley
2021-07-20stage2: rework AIR memory layoutAndrew Kelley
2021-07-12C backend: TypedefMap is now ArrayHashMapAndrew Kelley
2021-07-08initial plan9 boilerplatejacob gw