zig - General-purpose programming language and toolchain for maintaining robust, optimal, and reusable software. https://ziglang.org

Age	Commit message (Expand)	Author
2022-05-25	x64: move from compare_flags_* mcv to eflags with condition codes enum	Jakub Konka
2022-05-20	x64: implement matching SSE instructions for generic cross-comp target	Jakub Konka
2022-05-19	x64: re-enable incremental tests	Jakub Konka
2022-05-19	x64: use register classes mask to select between gp and avx	Jakub Konka
2022-05-19	x64: merge general purpose with simd register into one bitset	Jakub Konka
2022-05-19	x64: add vmovsd RM and MR lowerings (first draft)	Jakub Konka
2022-05-19	x64: clean up populating VEX prefix	Jakub Konka
2022-05-19	x64: extend Emit to allow for AVX registers	Jakub Konka
2022-05-19	x64: add AVX registers and Vex prefix sub-encoder	Jakub Konka
2022-03-11	stage2 regalloc: replace Register.allocIndex with generic indexOfReg	joachimschmidt557
2021-11-19	stage2,x86_64: revert fixing callee preserved regs	Jakub Konka
2021-11-19	stage2,x86_64: fix genBinMathOp and clarify callee-saved regs	Jakub Konka
2021-11-19	stage2 x86_64 codegen: don't count return registers as callee-preserved	Jacob G-W
2021-11-08	stage2 x86_64: add MIR->Isel lowering step for x86_64	Jakub Konka
2021-09-24	stage2 codegen: move bit definitions to src/arch	joachimschmidt557