aboutsummaryrefslogtreecommitdiff
path: root/src/arch/x86_64/CodeGen.zig
AgeCommit message (Expand)Author
2022-05-25x64: move from compare_flags_* mcv to eflags with condition codes enumJakub Konka
2022-05-24stage2: fixes for error unions, optionals, errorsAndrew Kelley
2022-05-24aarch64: update for new error union layoutJakub Konka
2022-05-24x64: update for new error union layoutJakub Konka
2022-05-24dwarf: update abbrev info generation for new error union layoutJakub Konka
2022-05-20x64: implement matching SSE instructions for generic cross-comp targetJakub Konka
2022-05-19regalloc: make register class bitmask non-optionalJakub Konka
2022-05-19x64: load float from memory to register on PIE targetsJakub Konka
2022-05-19x64: check for floating-point intrinsics in codegenJakub Konka
2022-05-19x64: use StaticBitSet instead of an integer internally in RegisterManagerJakub Konka
2022-05-19x64: re-enable behavior testsJakub Konka
2022-05-19x64: handle basic f32 using AVX registersJakub Konka
2022-05-19x64: remove special-casing of AVX for br()Jakub Konka
2022-05-19x64: use register classes mask to select between gp and avxJakub Konka
2022-05-19regalloc: allow for optional selector mask when allocatingJakub Konka
2022-05-19x64: merge general purpose with simd register into one bitsetJakub Konka
2022-05-19x64: add unordered cmp with EFLAGSJakub Konka
2022-05-19x64: load/store to/from AVX registers for f64Jakub Konka
2022-05-17stage2: fix pointer arithmetic result typeAndrew Kelley
2022-05-16stage2: disable error return tracing on unsupported targetsVeikka Tuominen
2022-05-16stage2: implement error return tracesVeikka Tuominen
2022-05-15x64: rename brk to int3, and MIR to interruptJakub Konka
2022-05-15x64: remove verbose_mir functionalityJakub Konka
2022-05-10x64: fix binary not implementationJakub Konka
2022-05-10x64: implement shl with overflow for non-pow-2Jakub Konka
2022-05-10x64: implement shl_with_overflow for powers of twoJakub Konka
2022-05-10x64: implement missing bits in add_with_overflow and sub_with_overflowJakub Konka
2022-05-10x64: implement shl_exact and shr_exactJakub Konka
2022-05-10x64: consolidate shifts into single MIR helper fnJakub Konka
2022-05-10x64: handle immediate as RHS of shift bin opsJakub Konka
2022-05-10x64: pull shl and shr into one helper fnJakub Konka
2022-05-10x64: refactor genMulDivBinOp helperJakub Konka
2022-05-10x64: migrate div to genMulDivBinOpJakub Konka
2022-05-10x64: converge add_with_overflow and sub_with_overflowJakub Konka
2022-05-10x64: make genBinOp operate on MCValues directlyJakub Konka
2022-05-10x64: migrate mod and rem into genBinOpJakub Konka
2022-05-09x64: pass tag and maybe_inst explictly to genBinOpJakub Konka
2022-05-09x64: migrate mul to new genBinOp helperJakub Konka
2022-05-09x64: make one entry point for binary opsJakub Konka
2022-05-09x64: add naive impl of shrJakub Konka
2022-05-07regalloc: refactor locking multiple registers at onceJakub Konka
2022-05-07x64: refactor code to avoid stage1 sema limitationsJakub Konka
2022-05-07regalloc: rename freeze/unfreeze to lock/unlock registersJakub Konka
2022-05-07x64: fix misused register locksJakub Konka
2022-05-07regalloc: ensure we only freeze/unfreeze at the outermost scopeJakub Konka
2022-05-06x64: handle CF flags spilling in overflow callsJakub Konka
2022-05-05x64: mul_with_overflow: cannot reuse operand if not the resultJakub Konka
2022-05-05x64: handle unsigned mul_with_overflow for non-pow-2 intsJakub Konka
2022-05-05x64: handle signed mul_with_overflow for non-pow-2 intsJakub Konka
2022-05-05x64: explicitly handle Vector vs Int types for overflow arithJakub Konka