aboutsummaryrefslogtreecommitdiff
path: root/src/arch/sparc64/bits.zig
AgeCommit message (Expand)Author
2022-07-27std.fmt: add more invalid format string errorsr00ster91
2022-06-24stage2: sparc64: Implement SPARCv9 movrKoakuma
2022-06-24stage2: sparc64: Implement airRem, airMod, and SPARCv9 s/udivxKoakuma
2022-06-24stage2: sparc64: Implement SPARCv9 shiftsKoakuma
2022-06-24stage2: sparc64: Implement airFence + SPARCv9 membarKoakuma
2022-06-24stage2: sparc64: Implement SPARCv9 andKoakuma
2022-06-24stage2: sparc64: Introduce condition_register MCValue typeKoakuma
2022-06-24stage2: sparc64: Merge the compare_flag structs into condition_flagsKoakuma
2022-06-06stage2: sparc64: Implement SPARCv9 xor, xnor, & notKoakuma
2022-06-06stage2: sparc64: Implement SPARCv9 addcc and movccKoakuma
2022-06-06stage2: sparc64: Fix CompareOperator <-> ICondition mappingKoakuma
2022-05-16stage2: sparc64: Implement SPARCv9 mulxKoakuma
2022-05-16stage2: sparc64: Implement SPARCv9 bprKoakuma
2022-05-16stage2: sparc64: Implement SPARCv9 bpccKoakuma
2022-05-16stage2: sparc64: Implement SPARCv9 subccKoakuma
2022-05-16stage2: sparc64: Split the conditionals between integer and FP onesKoakuma
2022-05-13target: Rename sparcv9 -> sparc64Koakuma