index
:
zig
0.10.x
0.11.x
0.12.x
0.14.x
0.15.x
0.7.x
0.8.x
0.9.x
ArrayList-reserve
Io.net
aro
ast-node-methods
async-await-demo
autofix
ci-perf-comment
ci-scripts
ci-tarballs
cli
comptime-allocator
elfv2-dyn
fixes
fuzz-macos
hcs
incr-bug
io-threaded-no-queue
jobserver
json-diagnostics
llvm-ir-nosanitize-metadata
macos-debug-info
main
make-vs-configure
master
more-doctests
new-pkg-hash
powerpc64le
restricted-function-pointers
rework-comptime-mutation
sans-aro
sha1-stream
spork8
stage2-async
threadpool
threadtheft
wasm-linker-writer
wrangle-writer-buffering
General-purpose programming language and toolchain for maintaining robust, optimal, and reusable software. https://ziglang.org
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
riscv64
/
Mir.zig
Age
Commit message (
Expand
)
Author
2025-09-26
compiler: move self-hosted backends from src/arch to src/codegen
Alex Rønne Petersen
2025-09-21
Elf2: create a new linker from scratch
Jacob Young
2025-08-29
std.Io: delete GenericReader
Andrew Kelley
2025-07-07
std.fmt: fully remove format string from format methods
Andrew Kelley
2025-07-07
compiler: update a bunch of format strings
Andrew Kelley
2025-06-12
x86_64: remove air references from mir
Jacob Young
2025-06-12
compiler: get most backends compiling again
mlugg
2024-07-26
riscv: implement `lr/sr` loop logic for non-native atomics
David Rubin
2024-07-26
riscv: clean up and unify encoding logic
David Rubin
2024-07-26
riscv: implement `@clz`
David Rubin
2024-07-26
riscv: un-cache the `avl` and `vtype` when returning from a function call
David Rubin
2024-07-14
riscv: vectors part 3
David Rubin
2024-07-14
riscv: vectors part 2
David Rubin
2024-07-14
riscv: vectors part 1
David Rubin
2024-07-14
riscv: implement `@fence`
David Rubin
2024-07-14
riscv: `@atomicRmw`
David Rubin
2024-07-14
riscv: `@atomicLoad` and `@atomicStore`
David Rubin
2024-07-04
compiler: type.zig -> Type.zig
mlugg
2024-06-13
riscv: rewrite "binOp"
David Rubin
2024-06-13
riscv: integer + float `@abs`
David Rubin
2024-06-13
riscv: implement more arithmetic instructions
David Rubin
2024-06-13
riscv: first sign of floats!
David Rubin
2024-06-13
riscv: get basic libc interop
David Rubin
2024-06-13
riscv: switch progress + by-ref return progress
David Rubin
2024-05-11
riscv: by-value structs + `@min`
David Rubin
2024-05-11
riscv: math progress
David Rubin
2024-05-11
riscv: actually working test runner
David Rubin
2024-05-11
riscv: big rewrite to use latest liveness
David Rubin
2024-05-11
riscv: add enough components to get a test runner working
David Rubin
2024-05-11
riscv: implement `airNot`
David Rubin
2024-05-11
riscv: implement slices
David Rubin
2024-05-11
riscv: totally rewrite how we do loads and stores
David Rubin
2024-05-11
riscv: implement a basic `@intCast`
David Rubin
2024-05-11
riscv: fix overflow checks in addition.
David Rubin
2024-05-11
riscv: add `allocReg` helper, and clean up some comparing logic
David Rubin
2024-05-11
riscv: pointer work
David Rubin
2024-05-11
riscv: reorganize `binOp` and implement `cmp_imm_gte` MIR
David Rubin
2024-05-11
riscv: 16 bit `@byteSwap`
David Rubin
2024-05-11
riscv: implement basic logical shifting
David Rubin
2024-05-11
riscv: basic struct field access
David Rubin
2024-05-11
riscv: implement basic branching
David Rubin
2024-05-11
riscv: implement `@abs`
David Rubin
2024-05-11
riscv: basic function arguments
David Rubin
2024-05-11
riscv: initial cleanup and work
David Rubin
2024-03-01
compiler: audit debug mode checks
Jacob Young
2023-06-24
all: migrate code to new cast builtin syntax
mlugg
2023-03-04
add @trap builtin
r00ster91
2022-12-17
std.builtin: rename Type.UnionField and Type.StructField's field_type to type
r00ster91
2022-03-19
stage2 RISCV64: implement add, sub for registers
joachimschmidt557
2022-03-19
stage2 RISCV64: implement move register to register
joachimschmidt557
[next]