index
:
zig
0.10.x
0.11.x
0.12.x
0.14.x
0.15.x
0.7.x
0.8.x
0.9.x
ArrayList-reserve
Io.net
aro
ast-node-methods
async-await-demo
autofix
ci-perf-comment
ci-scripts
ci-tarballs
cli
comptime-allocator
elfv2-dyn
fixes
fuzz-macos
hcs
incr-bug
io-threaded-no-queue
jobserver
json-diagnostics
llvm-ir-nosanitize-metadata
macos-debug-info
main
make-vs-configure
master
more-doctests
new-pkg-hash
powerpc64le
restricted-function-pointers
rework-comptime-mutation
sans-aro
sha1-stream
spork8
stage2-async
threadpool
threadtheft
wasm-linker-writer
wrangle-writer-buffering
General-purpose programming language and toolchain for maintaining robust, optimal, and reusable software. https://ziglang.org
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
aarch64
/
bits.zig
Age
Commit message (
Expand
)
Author
2022-08-05
stage2 AArch64: implement basic integer division
joachimschmidt557
2022-05-05
aarch64: fix mul_with_overflow for ints <= 32bits
Jakub Konka
2022-05-05
aarch64: implement mul_with_overflow for ints in range 33-64 bits incl
Jakub Konka
2022-05-05
aarch64: implement mul_with_overflow for <= 32bit ints
Jakub Konka
2022-04-19
stage2 AArch64: Add ldrsb, ldrsh instructions
joachimschmidt557
2022-04-19
stage2 AArch64: Implement basic truncate functionality
joachimschmidt557
2022-04-19
stage2 AArch64: add basic assertions to bits.zig for correct codegen
joachimschmidt557
2022-03-13
stage2 AArch64: Implement bit shifting with immediate operands
joachimschmidt557
2022-03-13
stage2 AArch64: implement bit shifts with register operands
joachimschmidt557
2022-03-11
stage2 regalloc: replace Register.allocIndex with generic indexOfReg
joachimschmidt557
2022-03-05
stage2 AArch64: introduce logical immediate instructions
joachimschmidt557
2022-02-23
stage2 AArch64: remove MIR load_memory instruction
joachimschmidt557
2022-02-21
stage2 AArch64: distinguish between sp/wsp and xzr/wzr
joachimschmidt557
2022-02-14
stage2 AArch64: Implement not for booleans
joachimschmidt557
2022-02-14
stage2 AArch64: Add madd, msub, mul, mneg instructions
joachimschmidt557
2022-01-14
stage2 AArch64: split ldr/str into {ldr,str}_register and _immediate
joachimschmidt557
2021-11-12
stage2 AArch64: split Instruction.ldr into ldr and ldrLiteral
joachimschmidt557
2021-11-10
stage2 AArch64: implement genSetReg for condition flags
joachimschmidt557
2021-11-10
stage2 AArch64: implement airCmp
joachimschmidt557
2021-11-10
macho: use start.zig for macOS entrypoint
Jakub Konka
2021-09-24
stage2 codegen: move bit definitions to src/arch
joachimschmidt557