aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorjoachimschmidt557 <joachim.schmidt557@outlook.com>2022-02-27 13:14:57 +0100
committerjoachimschmidt557 <joachim.schmidt557@outlook.com>2022-02-27 21:38:56 +0100
commit91fbcf70935118c0667031ba7ae76fa0e75d80cc (patch)
tree35ea06ecf4d617336e7722cb7233362e2e550ffa /src
parent528008a981cb3c63baf1fa7ce7f888f68be725ee (diff)
downloadzig-91fbcf70935118c0667031ba7ae76fa0e75d80cc.tar.gz
zig-91fbcf70935118c0667031ba7ae76fa0e75d80cc.zip
stage2 ARM: enable more behavior tests
Diffstat (limited to 'src')
-rw-r--r--src/arch/arm/CodeGen.zig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/arch/arm/CodeGen.zig b/src/arch/arm/CodeGen.zig
index f4e97fa8b1..51b2e7f1a8 100644
--- a/src/arch/arm/CodeGen.zig
+++ b/src/arch/arm/CodeGen.zig
@@ -1359,6 +1359,7 @@ fn airSliceElemVal(self: *Self, inst: Air.Inst.Index) !void {
const base_mcv: MCValue = switch (slice_mcv) {
.stack_offset => |off| .{ .register = try self.copyToTmpRegister(slice_ptr_field_type, .{ .stack_offset = off + 4 }) },
+ .stack_argument_offset => |off| .{ .register = try self.copyToTmpRegister(slice_ptr_field_type, .{ .stack_argument_offset = off + 4 }) },
else => return self.fail("TODO slice_elem_val when slice is {}", .{slice_mcv}),
};
self.register_manager.freezeRegs(&.{base_mcv.register});