aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAndrew Kelley <andrew@ziglang.org>2024-08-01 01:32:32 -0700
committerGitHub <noreply@github.com>2024-08-01 01:32:32 -0700
commit8f7cbaa4c0cebc22613a33d212569cf221d6a3df (patch)
tree69f542e4fbe140e088924af02c731402f947c4d8 /src
parentf17f73b4fa5640b7f070b80ada5e52e28e93608d (diff)
parent62a01851d9c433ea3f2e98cc986e75d32aece443 (diff)
downloadzig-8f7cbaa4c0cebc22613a33d212569cf221d6a3df.tar.gz
zig-8f7cbaa4c0cebc22613a33d212569cf221d6a3df.zip
Merge pull request #20870 from alexrp/target-cleanup-3
`std.Target`: Remove more dead OS/architecture tags
Diffstat (limited to 'src')
-rw-r--r--src/Type.zig3
-rw-r--r--src/Zcu.zig3
-rw-r--r--src/codegen/llvm.zig15
-rw-r--r--src/glibc.zig15
-rw-r--r--src/link/Elf.zig2
-rw-r--r--src/link/Plan9/aout.zig2
-rw-r--r--src/target.zig6
7 files changed, 17 insertions, 29 deletions
diff --git a/src/Type.zig b/src/Type.zig
index 5bcffed6b7..52844f7ca5 100644
--- a/src/Type.zig
+++ b/src/Type.zig
@@ -1602,7 +1602,6 @@ pub fn maxIntAlignment(target: std.Target, use_llvm: bool) u16 {
.amdgcn,
.riscv32,
.sparc,
- .sparcel,
.s390x,
.lanai,
.wasm32,
@@ -1647,11 +1646,9 @@ pub fn maxIntAlignment(target: std.Target, use_llvm: bool) u16 {
.csky,
.arc,
.m68k,
- .spir,
.kalimba,
.spirv,
.spirv32,
- .spir64,
.ve,
.spirv64,
.dxil,
diff --git a/src/Zcu.zig b/src/Zcu.zig
index c644dcce64..54faf34bf4 100644
--- a/src/Zcu.zig
+++ b/src/Zcu.zig
@@ -3248,12 +3248,10 @@ pub fn atomicPtrAlignment(
.powerpcle,
.riscv32,
.sparc,
- .sparcel,
.thumb,
.thumbeb,
.x86,
.xcore,
- .spir,
.kalimba,
.lanai,
.wasm32,
@@ -3275,7 +3273,6 @@ pub fn atomicPtrAlignment(
.riscv64,
.sparc64,
.s390x,
- .spir64,
.wasm64,
.ve,
.spirv64,
diff --git a/src/codegen/llvm.zig b/src/codegen/llvm.zig
index 23f423ab2c..23e39caa98 100644
--- a/src/codegen/llvm.zig
+++ b/src/codegen/llvm.zig
@@ -69,7 +69,6 @@ pub fn targetTriple(allocator: Allocator, target: std.Target) ![]const u8 {
.riscv64 => "riscv64",
.sparc => "sparc",
.sparc64 => "sparc64",
- .sparcel => "sparcel",
.s390x => "s390x",
.thumb => "thumb",
.thumbeb => "thumbeb",
@@ -79,8 +78,6 @@ pub fn targetTriple(allocator: Allocator, target: std.Target) ![]const u8 {
.xtensa => "xtensa",
.nvptx => "nvptx",
.nvptx64 => "nvptx64",
- .spir => "spir",
- .spir64 => "spir64",
.spirv => "spirv",
.spirv32 => "spirv32",
.spirv64 => "spirv64",
@@ -136,8 +133,6 @@ pub fn targetTriple(allocator: Allocator, target: std.Target) ![]const u8 {
.opencl,
.glsl450,
.plan9,
- .ananas,
- .cloudabi,
.minix,
.contiki,
.other,
@@ -208,8 +203,6 @@ pub fn targetOs(os_tag: std.Target.Os.Tag) llvm.OSType {
.opencl,
.glsl450,
.plan9,
- .ananas,
- .cloudabi,
.minix,
.contiki,
=> .UnknownOS,
@@ -282,7 +275,6 @@ pub fn targetArch(arch_tag: std.Target.Cpu.Arch) llvm.ArchType {
.riscv64 => .riscv64,
.sparc => .sparc,
.sparc64 => .sparcv9, // In LLVM, sparc64 == sparcv9.
- .sparcel => .sparcel,
.s390x => .systemz,
.thumb => .thumb,
.thumbeb => .thumbeb,
@@ -292,8 +284,6 @@ pub fn targetArch(arch_tag: std.Target.Cpu.Arch) llvm.ArchType {
.xtensa => .xtensa,
.nvptx => .nvptx,
.nvptx64 => .nvptx64,
- .spir => .spir,
- .spir64 => .spir64,
.spirv => .spirv,
.spirv32 => .spirv32,
.spirv64 => .spirv64,
@@ -473,7 +463,6 @@ const DataLayoutBuilder = struct {
.powerpcle,
.riscv32,
.sparc,
- .sparcel,
.thumb,
.thumbeb,
.xtensa,
@@ -12008,7 +11997,7 @@ pub fn initializeLLVMTarget(arch: std.Target.Cpu.Arch) void {
llvm.LLVMInitializeRISCVAsmPrinter();
llvm.LLVMInitializeRISCVAsmParser();
},
- .sparc, .sparc64, .sparcel => {
+ .sparc, .sparc64 => {
llvm.LLVMInitializeSparcTarget();
llvm.LLVMInitializeSparcTargetInfo();
llvm.LLVMInitializeSparcTargetMC();
@@ -12095,8 +12084,6 @@ pub fn initializeLLVMTarget(arch: std.Target.Cpu.Arch) void {
},
// LLVM backends that have no initialization functions.
- .spir,
- .spir64,
.spirv,
.spirv32,
.spirv64,
diff --git a/src/glibc.zig b/src/glibc.zig
index 6474a23dce..85f1828ad4 100644
--- a/src/glibc.zig
+++ b/src/glibc.zig
@@ -122,6 +122,17 @@ pub fn loadMetaData(gpa: Allocator, contents: []const u8) LoadMetaDataError!*ABI
return error.ZigInstallationCorrupt;
};
const arch_tag = std.meta.stringToEnum(std.Target.Cpu.Arch, arch_name) orelse {
+ // TODO: Remove this on the next glibc abilists update.
+ if (mem.eql(u8, arch_name, "sparcel")) {
+ targets[i] = .{
+ .arch = .sparc,
+ .os = .linux,
+ .abi = .gnu,
+ };
+
+ continue;
+ }
+
log.err("abilists: unrecognized arch: '{s}'", .{arch_name});
return error.ZigInstallationCorrupt;
};
@@ -394,7 +405,7 @@ fn start_asm_path(comp: *Compilation, arena: Allocator, basename: []const u8) ![
const arch = comp.getTarget().cpu.arch;
const is_ppc = arch == .powerpc or arch == .powerpc64 or arch == .powerpc64le;
const is_aarch64 = arch == .aarch64 or arch == .aarch64_be;
- const is_sparc = arch == .sparc or arch == .sparcel or arch == .sparc64;
+ const is_sparc = arch == .sparc or arch == .sparc64;
const is_64 = comp.getTarget().ptrBitWidth() == 64;
const s = path.sep_str;
@@ -532,7 +543,7 @@ fn add_include_dirs_arch(
const is_x86 = arch == .x86 or arch == .x86_64;
const is_aarch64 = arch == .aarch64 or arch == .aarch64_be;
const is_ppc = arch == .powerpc or arch == .powerpc64 or arch == .powerpc64le;
- const is_sparc = arch == .sparc or arch == .sparcel or arch == .sparc64;
+ const is_sparc = arch == .sparc or arch == .sparc64;
const is_64 = target.ptrBitWidth() == 64;
const s = path.sep_str;
diff --git a/src/link/Elf.zig b/src/link/Elf.zig
index 469e8da345..a8590c18d3 100644
--- a/src/link/Elf.zig
+++ b/src/link/Elf.zig
@@ -4901,7 +4901,7 @@ fn getLDMOption(target: std.Target) ?[]const u8 {
.powerpc => return "elf32ppclinux",
.powerpc64 => return "elf64ppc",
.powerpc64le => return "elf64lppc",
- .sparc, .sparcel => return "elf32_sparc",
+ .sparc => return "elf32_sparc",
.sparc64 => return "elf64_sparc",
.mips => return "elf32btsmip",
.mipsel => return "elf32ltsmip",
diff --git a/src/link/Plan9/aout.zig b/src/link/Plan9/aout.zig
index 12dfc45873..3d35bb9acb 100644
--- a/src/link/Plan9/aout.zig
+++ b/src/link/Plan9/aout.zig
@@ -110,7 +110,7 @@ pub const R_MAGIC = _MAGIC(HDR_MAGIC, 28); // arm64
pub fn magicFromArch(arch: std.Target.Cpu.Arch) !u32 {
return switch (arch) {
.x86 => I_MAGIC,
- .sparc => K_MAGIC, // TODO should sparc64 and sparcel go here?
+ .sparc => K_MAGIC, // TODO should sparc64 go here?
.mips => V_MAGIC,
.arm => E_MAGIC,
.aarch64 => R_MAGIC,
diff --git a/src/target.zig b/src/target.zig
index ccf3ceb626..62f3e52cb8 100644
--- a/src/target.zig
+++ b/src/target.zig
@@ -138,7 +138,6 @@ pub fn hasLlvmSupport(target: std.Target, ofmt: std.Target.ObjectFormat) bool {
.riscv64,
.sparc,
.sparc64,
- .sparcel,
.s390x,
.thumb,
.thumbeb,
@@ -148,8 +147,6 @@ pub fn hasLlvmSupport(target: std.Target, ofmt: std.Target.ObjectFormat) bool {
.xtensa,
.nvptx,
.nvptx64,
- .spir,
- .spir64,
.spirv,
.spirv32,
.spirv64,
@@ -410,7 +407,7 @@ pub fn defaultFunctionAlignment(target: std.Target) Alignment {
return switch (target.cpu.arch) {
.arm, .armeb => .@"4",
.aarch64, .aarch64_be => .@"4",
- .sparc, .sparcel, .sparc64 => .@"4",
+ .sparc, .sparc64 => .@"4",
.riscv64 => .@"2",
else => .@"1",
};
@@ -425,7 +422,6 @@ pub fn minFunctionAlignment(target: std.Target) Alignment {
.riscv32,
.riscv64,
.sparc,
- .sparcel,
.sparc64,
=> .@"2",
else => .@"1",