diff options
| author | joachimschmidt557 <joachim.schmidt557@outlook.com> | 2022-03-17 09:57:10 +0100 |
|---|---|---|
| committer | joachimschmidt557 <joachim.schmidt557@outlook.com> | 2022-03-18 12:12:14 +0100 |
| commit | 3ecba7d7a2f527d4f579a1156e26cd2f0c14c2a0 (patch) | |
| tree | 733f17f16f53cb5721bbd1f48628b72f05759ca9 /src | |
| parent | f3f5a5d05b7056aceb408b701613242d053019ab (diff) | |
| download | zig-3ecba7d7a2f527d4f579a1156e26cd2f0c14c2a0.tar.gz zig-3ecba7d7a2f527d4f579a1156e26cd2f0c14c2a0.zip | |
stage2 ARM: implement slice_elem_ptr, ptr_elem_ptr
Diffstat (limited to 'src')
| -rw-r--r-- | src/arch/arm/CodeGen.zig | 88 |
1 files changed, 60 insertions, 28 deletions
diff --git a/src/arch/arm/CodeGen.zig b/src/arch/arm/CodeGen.zig index f2283bd3df..25f34db921 100644 --- a/src/arch/arm/CodeGen.zig +++ b/src/arch/arm/CodeGen.zig @@ -1358,24 +1358,28 @@ fn airWrapErrUnionErr(self: *Self, inst: Air.Inst.Index) !void { return self.finishAir(inst, result, .{ ty_op.operand, .none, .none }); } +fn slicePtr(self: *Self, mcv: MCValue) !MCValue { + switch (mcv) { + .dead, .unreach => unreachable, + .register => unreachable, // a slice doesn't fit in one register + .stack_argument_offset => |off| { + return MCValue{ .stack_argument_offset = off + 4 }; + }, + .stack_offset => |off| { + return MCValue{ .stack_offset = off + 4 }; + }, + .memory => |addr| { + return MCValue{ .memory = addr }; + }, + else => return self.fail("TODO implement slice_ptr for {}", .{mcv}), + } +} + fn airSlicePtr(self: *Self, inst: Air.Inst.Index) !void { const ty_op = self.air.instructions.items(.data)[inst].ty_op; const result: MCValue = if (self.liveness.isUnused(inst)) .dead else result: { const mcv = try self.resolveInst(ty_op.operand); - switch (mcv) { - .dead, .unreach => unreachable, - .register => unreachable, // a slice doesn't fit in one register - .stack_argument_offset => |off| { - break :result MCValue{ .stack_argument_offset = off + 4 }; - }, - .stack_offset => |off| { - break :result MCValue{ .stack_offset = off + 4 }; - }, - .memory => |addr| { - break :result MCValue{ .memory = addr }; - }, - else => return self.fail("TODO implement slice_ptr for {}", .{mcv}), - } + break :result try self.slicePtr(mcv); }; return self.finishAir(inst, result, .{ ty_op.operand, .none, .none }); } @@ -1409,7 +1413,7 @@ fn airPtrSliceLenPtr(self: *Self, inst: Air.Inst.Index) !void { switch (mcv) { .dead, .unreach => unreachable, .ptr_stack_offset => |off| { - break :result MCValue{ .ptr_stack_offset = off + 4 }; + break :result MCValue{ .ptr_stack_offset = off }; }, else => return self.fail("TODO implement ptr_slice_len_ptr for {}", .{mcv}), } @@ -1424,7 +1428,7 @@ fn airPtrSlicePtrPtr(self: *Self, inst: Air.Inst.Index) !void { switch (mcv) { .dead, .unreach => unreachable, .ptr_stack_offset => |off| { - break :result MCValue{ .ptr_stack_offset = off }; + break :result MCValue{ .ptr_stack_offset = off + 4 }; }, else => return self.fail("TODO implement ptr_slice_ptr_ptr for {}", .{mcv}), } @@ -1455,15 +1459,17 @@ fn airSliceElemVal(self: *Self, inst: Air.Inst.Index) !void { if (index_is_register) self.register_manager.freezeRegs(&.{index_mcv.register}); defer if (index_is_register) self.register_manager.unfreezeRegs(&.{index_mcv.register}); - const base_mcv: MCValue = switch (slice_mcv) { - .stack_offset => |off| .{ .register = try self.copyToTmpRegister(slice_ptr_field_type, .{ .stack_offset = off + 4 }) }, - .stack_argument_offset => |off| .{ .register = try self.copyToTmpRegister(slice_ptr_field_type, .{ .stack_argument_offset = off + 4 }) }, - else => return self.fail("TODO slice_elem_val when slice is {}", .{slice_mcv}), - }; - self.register_manager.freezeRegs(&.{base_mcv.register}); + const base_mcv = try self.slicePtr(slice_mcv); switch (elem_size) { 1, 4 => { + const base_reg = switch (base_mcv) { + .register => |r| r, + else => try self.copyToTmpRegister(slice_ptr_field_type, base_mcv), + }; + self.register_manager.freezeRegs(&.{base_reg}); + defer self.register_manager.unfreezeRegs(&.{base_reg}); + const dst_reg = try self.register_manager.allocReg(inst); const dst_mcv = MCValue{ .register = dst_reg }; self.register_manager.freezeRegs(&.{dst_reg}); @@ -1491,13 +1497,11 @@ fn airSliceElemVal(self: *Self, inst: Air.Inst.Index) !void { .tag = tag, .data = .{ .rr_offset = .{ .rt = dst_reg, - .rn = base_mcv.register, + .rn = base_reg, .offset = .{ .offset = Instruction.Offset.reg(index_reg, .{ .lsl = shift }) }, } }, }); - self.register_manager.unfreezeRegs(&.{base_mcv.register}); - break :result dst_mcv; }, else => { @@ -1515,7 +1519,16 @@ fn airSliceElemVal(self: *Self, inst: Air.Inst.Index) !void { fn airSliceElemPtr(self: *Self, inst: Air.Inst.Index) !void { const ty_pl = self.air.instructions.items(.data)[inst].ty_pl; const extra = self.air.extraData(Air.Bin, ty_pl.payload).data; - const result: MCValue = if (self.liveness.isUnused(inst)) .dead else return self.fail("TODO implement slice_elem_ptr for {}", .{self.target.cpu.arch}); + const result: MCValue = if (self.liveness.isUnused(inst)) .dead else result: { + const slice_mcv = try self.resolveInst(extra.lhs); + const index_mcv = try self.resolveInst(extra.rhs); + const base_mcv = try self.slicePtr(slice_mcv); + + const slice_ty = self.air.typeOf(extra.lhs); + + const addr = try self.binOp(.ptr_add, null, base_mcv, index_mcv, slice_ty, Type.usize); + break :result addr; + }; return self.finishAir(inst, result, .{ extra.lhs, extra.rhs, .none }); } @@ -1535,7 +1548,15 @@ fn airPtrElemVal(self: *Self, inst: Air.Inst.Index) !void { fn airPtrElemPtr(self: *Self, inst: Air.Inst.Index) !void { const ty_pl = self.air.instructions.items(.data)[inst].ty_pl; const extra = self.air.extraData(Air.Bin, ty_pl.payload).data; - const result: MCValue = if (self.liveness.isUnused(inst)) .dead else return self.fail("TODO implement ptr_elem_ptr for {}", .{self.target.cpu.arch}); + const result: MCValue = if (self.liveness.isUnused(inst)) .dead else result: { + const ptr_mcv = try self.resolveInst(extra.lhs); + const index_mcv = try self.resolveInst(extra.rhs); + + const ptr_ty = self.air.typeOf(extra.lhs); + + const addr = try self.binOp(.ptr_add, null, ptr_mcv, index_mcv, ptr_ty, Type.usize); + break :result addr; + }; return self.finishAir(inst, result, .{ extra.lhs, extra.rhs, .none }); } @@ -1760,7 +1781,7 @@ fn store(self: *Self, ptr: MCValue, value: MCValue, ptr_ty: Type, value_ty: Type try self.genStrRegister(value_reg, addr_reg, value_ty); }, else => { - if (value_ty.abiSize(self.target.*) <= 4) { + if (elem_size <= 4) { const tmp_reg = try self.register_manager.allocReg(null); self.register_manager.freezeRegs(&.{tmp_reg}); defer self.register_manager.unfreezeRegs(&.{tmp_reg}); @@ -1784,6 +1805,17 @@ fn store(self: *Self, ptr: MCValue, value: MCValue, ptr_ty: Type, value_ty: Type try self.genSetReg(ptr_ty, src_reg, .{ .ptr_stack_offset = off }); }, .memory => |addr| try self.genSetReg(Type.usize, src_reg, .{ .immediate = @intCast(u32, addr) }), + .stack_argument_offset => |unadjusted_off| { + const adj_off = unadjusted_off + elem_size; + + _ = try self.addInst(.{ + .tag = .ldr_ptr_stack_argument, + .data = .{ .r_stack_offset = .{ + .rt = src_reg, + .stack_offset = adj_off, + } }, + }); + }, else => return self.fail("TODO store {} to register", .{value}), } |
