aboutsummaryrefslogtreecommitdiff
path: root/src/target.zig
diff options
context:
space:
mode:
authorjoachimschmidt557 <joachim.schmidt557@outlook.com>2022-05-21 19:06:05 +0200
committerJoachim Schmidt <joachim.schmidt557@outlook.com>2022-05-21 22:15:04 +0200
commit9747303d16dfca61316a292d1e05ac901191e3a3 (patch)
treea2375efaac6a04c5eb43d6bbf09bf8d633ce8d2a /src/target.zig
parent1f5b0c11563d9ee0a284b708c7ca092da0a0b9ef (diff)
downloadzig-9747303d16dfca61316a292d1e05ac901191e3a3.tar.gz
zig-9747303d16dfca61316a292d1e05ac901191e3a3.zip
stage2 ARM: Introduce MCValue.cpsr_flags
MCValue.cpsr_flags replaces MCValue.compare_flags_{signed,unsigned}. This simplifies a lot of stuff and enables an MCValue to represent only the overflow bits in the CPU (previously, it was only possible to represent a register + the overflow bits).
Diffstat (limited to 'src/target.zig')
0 files changed, 0 insertions, 0 deletions