aboutsummaryrefslogtreecommitdiff
path: root/src/link
diff options
context:
space:
mode:
authorRobin Voetter <robin@voetter.nl>2024-02-17 14:01:07 +0100
committerGitHub <noreply@github.com>2024-02-17 14:01:07 +0100
commitdd4d320eb9663c7a0ef8dbe3aca220a64795d683 (patch)
tree9fb2dfc90b33b5efecf31a7d7ee286ddb4ef5f1b /src/link
parent50330ec22a79646d65ad0562ae0e580669a8c9cc (diff)
parent66e6d0d3142cfc32ea238a84d630732191c1dc1f (diff)
downloadzig-dd4d320eb9663c7a0ef8dbe3aca220a64795d683.tar.gz
zig-dd4d320eb9663c7a0ef8dbe3aca220a64795d683.zip
Merge pull request #18948 from alichraghi/vector
spirv: use extended instructions whenever possible
Diffstat (limited to 'src/link')
-rw-r--r--src/link/SpirV.zig5
1 files changed, 2 insertions, 3 deletions
diff --git a/src/link/SpirV.zig b/src/link/SpirV.zig
index b02c427d58..fae53936f6 100644
--- a/src/link/SpirV.zig
+++ b/src/link/SpirV.zig
@@ -246,7 +246,7 @@ fn writeCapabilities(spv: *SpvModule, target: std.Target) !void {
const gpa = spv.gpa;
// TODO: Integrate with a hypothetical feature system
const caps: []const spec.Capability = switch (target.os.tag) {
- .opencl => &.{ .Kernel, .Addresses, .Int8, .Int16, .Int64, .Float64, .Float16, .GenericPointer },
+ .opencl => &.{ .Kernel, .Addresses, .Int8, .Int16, .Int64, .Float64, .Float16, .Vector16, .GenericPointer },
.glsl450 => &.{.Shader},
.vulkan => &.{ .Shader, .VariablePointersStorageBuffer, .Int8, .Int16, .Int64, .Float64, .Float16 },
else => unreachable, // TODO
@@ -279,8 +279,7 @@ fn writeMemoryModel(spv: *SpvModule, target: std.Target) !void {
else => unreachable,
};
- // TODO: Put this in a proper section.
- try spv.sections.extensions.emit(gpa, .OpMemoryModel, .{
+ try spv.sections.memory_model.emit(gpa, .OpMemoryModel, .{
.addressing_model = addressing_model,
.memory_model = memory_model,
});