diff options
| author | Alex Rønne Petersen <alex@alexrp.com> | 2025-08-24 21:23:45 +0200 |
|---|---|---|
| committer | Alex Rønne Petersen <alex@alexrp.com> | 2025-08-25 16:15:17 +0200 |
| commit | 5d019abe4ec70373db7a75c2a8a3e2d76939817c (patch) | |
| tree | 4ca5e04afceab7cc8e363d7adfe0436f54a3e82a /src/link/Lld.zig | |
| parent | 12686d9b7df8fe4c2663cd8e2136991dc3cf661c (diff) | |
| download | zig-5d019abe4ec70373db7a75c2a8a3e2d76939817c.tar.gz zig-5d019abe4ec70373db7a75c2a8a3e2d76939817c.zip | |
start adding big endian RISC-V support
The big endian RISC-V effort is mostly driven by MIPS (the company) which is
pivoting to RISC-V, and presumably needs a big endian variant to fill the niche
that big endian MIPS (the ISA) did.
GCC already supports these targets, but LLVM support will only appear in 22;
this commit just adds the necessary target knowledge and checks on our end.
Diffstat (limited to 'src/link/Lld.zig')
| -rw-r--r-- | src/link/Lld.zig | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/link/Lld.zig b/src/link/Lld.zig index 48872f7077..e271c973a3 100644 --- a/src/link/Lld.zig +++ b/src/link/Lld.zig @@ -1342,7 +1342,9 @@ fn getLDMOption(target: *const std.Target) ?[]const u8 { .powerpc64 => "elf64ppc", .powerpc64le => "elf64lppc", .riscv32 => "elf32lriscv", + .riscv32be => "elf32briscv", .riscv64 => "elf64lriscv", + .riscv64be => "elf64briscv", .s390x => "elf64_s390", .sparc64 => "elf64_sparc", .x86 => switch (target.os.tag) { |