aboutsummaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2024-07-26riscv: implement `@floatFromInt`David Rubin
2024-07-26riscv: clean up and unify encoding logicDavid Rubin
2024-07-26riscv: boilerplate for creating lazy functionsDavid Rubin
2024-07-26riscv: implement `add_sat` and `ptr_slice_len_ptr`David Rubin
2024-07-26riscv: add 32-bit support to integer `@abs`David Rubin
2024-07-26riscv: implement sub-byte additionDavid Rubin
2024-07-26riscv: fix logic bug in `ptr_elem_ptr`David Rubin
2024-07-26riscv: remove redundant assert in `genBinOp`David Rubin
2024-07-26lower: fix logic bug in `cmp_gt`David Rubin
2024-07-26riscv: implement `ptr_slice_ptr_ptr`David Rubin
2024-07-26riscv: implement `@clz`David Rubin
2024-07-26riscv: implement more operatorsDavid Rubin
2024-07-26riscv: un-cache the `avl` and `vtype` when returning from a function callDavid Rubin
2024-07-23Merge pull request #20758 from pavelverigo/stage2-wasm-compiler-rt-test-passAndrew Kelley
2024-07-23stage2-wasm: fix bigint div and truncPavel Verigo
2024-07-23stage2-wasm: mul_sat 32 bits <=, i64, i128Pavel Verigo
2024-07-22macho: run more things in parallelJakub Konka
2024-07-20Merge pull request #20692 from pavelverigo/stage2-wasm-overflow-opsAndrew Kelley
2024-07-20Fix typos in code comments in `src/`sobolevn
2024-07-20stage2-wasm: @mulWithOverflow fixes + 128 bit signedPavel Verigo
2024-07-18stage2-wasm: improve @shlWithOverflow for <= 128 bitsPavel Verigo
2024-07-18stage2-wasm: enhance add/subWithOverflowPavel Verigo
2024-07-18stage2-wasm: fix big int comparisonPavel Verigo
2024-07-18macho: fix compile errorsJakub Konka
2024-07-18macho: update ZigObject to use new ownership modelJakub Konka
2024-07-17Merge pull request #20652 from pavelverigo/stage2-wasm-finishAirAndrew Kelley
2024-07-18stage2-wasm: finishAir handle .stack resultPavel Verigo
2024-07-18stage2-wasm: typeToValtype focus on .auto callconvPavel Verigo
2024-07-17Merge pull request #20474 from Rexicon226/riscvJakub Konka
2024-07-16Value: eliminate static recursion loop from value printingmlugg
2024-07-14riscv: refactor `bin_file` and `zcu` usageDavid Rubin
2024-07-14riscv: vectors part 3David Rubin
2024-07-14riscv: vectors part 2David Rubin
2024-07-14riscv: vectors part 1David Rubin
2024-07-14riscv: implement `@fence`David Rubin
2024-07-14riscv: truncate `airStructFieldVal` resultDavid Rubin
2024-07-14riscv implement `@sqrt` for f32/f64David Rubin
2024-07-14riscv: `@atomicRmw`David Rubin
2024-07-14riscv: `@atomicLoad` and `@atomicStore`David Rubin
2024-07-13InternPool: add and use a mutate mutex for each listJacob Young
2024-07-10InternPool: make `global_error_set` thread-safeJacob Young
2024-07-10Air: store param names directly instead of referencing Zirmlugg
2024-07-10Zcu: cache fully qualified name on DeclJacob Young
2024-07-07Zcu: pass `PerThread` to intern pool string functionsJacob Young
2024-07-07Zcu: introduce `PerThread` and pass to all the functionsJacob Young
2024-07-04Zcu: extract permanent state from FileAndrew Kelley
2024-07-04compiler: type.zig -> Type.zigmlugg
2024-07-04Zcu: store `LazySrcLoc` in error messagesmlugg
2024-07-02stage2-wasm: not op for <= 128 bits intsPavel Verigo
2024-07-02stage2-wasm: Zcu renamingPavel Verigo