aboutsummaryrefslogtreecommitdiff
path: root/src/Module.zig
AgeCommit message (Expand)Author
2021-04-01stage2: implement structs in the frontendAndrew Kelley
2021-04-01stage2: implement struct init syntax with ptr result locAndrew Kelley
2021-03-31stage2: finish implementation of LazySrcLocAndrew Kelley
2021-03-31stage2: finish source location reworkings in the branchAndrew Kelley
2021-03-31astgen: improved handling of coercionAndrew Kelley
2021-03-29Sema: implement switch expressionsAndrew Kelley
2021-03-28stage2: guidance on how to implement switch expressionsAndrew Kelley
2021-03-28stage2: fix error setsAndrew Kelley
2021-03-28stage2: implement sema for @errorToInt and @intToErrorjacob gw
2021-03-28AstGen: pass *GenZir as the first arg, not *ModuleIsaac Freund
2021-03-28AstGen: scope result location related functionsIsaac Freund
2021-03-28stage2: rename WipZirCode => AstGen, astgen.zig => AstGen.zigIsaac Freund
2021-03-26stage2: implement bitwise expr and error literalsAndrew Kelley
2021-03-26stage2: implement source location: .node_offset_var_decl_tyAndrew Kelley
2021-03-25stage2: improve source locations of Decl accessAndrew Kelley
2021-03-25stage2: implement inline whileAndrew Kelley
2021-03-24stage2: clean up break / noreturn astgenAndrew Kelley
2021-03-24astgen: implement breaking from a blockTimon Kruiper
2021-03-24stage2: fix memory leak when updating a functionAndrew Kelley
2021-03-24stage2: further cleanups regarding zir.Inst.RefAndrew Kelley
2021-03-24stage2: make zir.Inst.Ref a non-exhaustive enumIsaac Freund
2021-03-23stage2: comment out failing test cases; implement more thingsAndrew Kelley
2021-03-23stage2: fix while loopsAndrew Kelley
2021-03-23astgen: fixups regarding var decls and rl_ptrAndrew Kelley
2021-03-23stage2: implement inttype ZIRAndrew Kelley
2021-03-23stage2: fix comptimeExpr and comptime function callsAndrew Kelley
2021-03-23stage2: add helper functions to clean up astgen Ref/IndexAndrew Kelley
2021-03-23stage2: fix two return types to be Ref not IndexIsaac Freund
2021-03-22stage2: fix `if` expressionsAndrew Kelley
2021-03-22astgen: improve the ensure_unused_result elisionAndrew Kelley
2021-03-22stage2: Sema improvements and boolean logic astgenAndrew Kelley
2021-03-23stage2: remove all async related codeIsaac Freund
2021-03-22fix calculation in ensureCapacityDimenus
2021-03-22astgen: implement array typesIsaac Freund
2021-03-21Sema: implement arithmeticAndrew Kelley
2021-03-22astgen: implement bool_and/bool_orIsaac Freund
2021-03-21zir: add negate/negate_wrap, implement astgenIsaac Freund
2021-03-20stage2: fix memory management of ZIR codeAndrew Kelley
2021-03-20astgen: implement inline assemblyAndrew Kelley
2021-03-20astgen: implement function callsAndrew Kelley
2021-03-19astgen: support blocksAndrew Kelley
2021-03-19stage2: first pass at repairing ZIR printingAndrew Kelley
2021-03-19Sema: allocate inst_map with arena where appropriateAndrew Kelley
2021-03-19stage2: fix some math oopsies and typosAndrew Kelley
2021-03-19stage2: fix export source locations not being relative to DeclAndrew Kelley
2021-03-19llvm backend: use new srclocjacob gw
2021-03-19zir-memory-layout: astgen: fill in identifierjacob gw
2021-03-18stage2: the code is compiling againAndrew Kelley
2021-03-18stage2: get Module and Sema compiling againAndrew Kelley
2021-03-17stage2: Module and Sema are compiling againAndrew Kelley