aboutsummaryrefslogtreecommitdiff
path: root/lib/std/Target/loongarch.zig
AgeCommit message (Collapse)Author
2025-09-18std.Target: adjustments to LoongArch CPU modelsAlex Rønne Petersen
* Remove the generic model; we already have generic_la32 and generic_la64 and pick appropriately based on bitness. * Remove the loongarch64 model. We used this as our baseline for 64-bit, but it's actually pretty misleading and useless; it doesn't represent any real CPU and has less features than generic_la64. * Add la64v1_0 and la64v1_1 models. * Change our baseline CPU model for 64-bit to be la64v1_0, thus adding LSX to the baseline feature set.
2025-08-30std.Target: update CPU features to LLVM 21Alex Rønne Petersen
2025-04-04std.Target: Update CPU models/features for LLVM 20.Alex Rønne Petersen
Closes #21818.
2024-11-25refactor `update_cpu_features.zig`David Rubin
Most of this commit is whitespace changes, moving to use RLS for assigning the `CpuModel`
2024-09-19std.Target: Update CPU models/features for LLVM 19.Alex Rønne Petersen
2024-08-28std: update `std.builtin.Type` fields to follow naming conventionsmlugg
The compiler actually doesn't need any functional changes for this: Sema does reification based on the tag indices of `std.builtin.Type` already! So, no zig1.wasm update is necessary. This change is necessary to disallow name clashes between fields and decls on a type, which is a prerequisite of #9938.
2024-08-12std.Target: Rename feature_set_fns to FeatureSetFnsLinus Groh
From https://ziglang.org/documentation/master/#Names: > If `x` is callable, and `x`'s return type is `type`, then `x` should > be `TitleCase`.
2024-05-08update CPU features to LLVM 18Andrew Kelley
release/18.x branch, commit 78b99c73ee4b96fe9ce0e294d4632326afb2db42
2024-01-01std.Target: flattenAndrew Kelley