aboutsummaryrefslogtreecommitdiff
path: root/src/target.cpp
diff options
context:
space:
mode:
authorLemonBoy <thatlemon@gmail.com>2019-09-21 23:00:36 +0200
committerLemonBoy <thatlemon@gmail.com>2019-09-26 09:31:55 +0200
commit4ebcf64864eeec6c2086826242f53eedc69275ad (patch)
tree3002ce16fcb94c9b1e6852e9bae6eda3b1da5583 /src/target.cpp
parent2f208330975041cdb36763fab314037e46c291fc (diff)
downloadzig-4ebcf64864eeec6c2086826242f53eedc69275ad.tar.gz
zig-4ebcf64864eeec6c2086826242f53eedc69275ad.zip
Initial support for mipsel architecture¬
Diffstat (limited to 'src/target.cpp')
-rw-r--r--src/target.cpp7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/target.cpp b/src/target.cpp
index 70c5b169ce..3f7bd75011 100644
--- a/src/target.cpp
+++ b/src/target.cpp
@@ -1450,6 +1450,7 @@ const char *arch_stack_pointer_register_name(ZigLLVM_ArchType arch) {
case ZigLLVM_aarch64_32:
case ZigLLVM_riscv32:
case ZigLLVM_riscv64:
+ case ZigLLVM_mipsel:
return "sp";
case ZigLLVM_amdgcn:
@@ -1469,7 +1470,6 @@ const char *arch_stack_pointer_register_name(ZigLLVM_ArchType arch) {
case ZigLLVM_mips:
case ZigLLVM_mips64:
case ZigLLVM_mips64el:
- case ZigLLVM_mipsel:
case ZigLLVM_msp430:
case ZigLLVM_nvptx:
case ZigLLVM_nvptx64:
@@ -1886,6 +1886,11 @@ bool target_is_riscv(const ZigTarget *target) {
return target->arch == ZigLLVM_riscv32 || target->arch == ZigLLVM_riscv64;
}
+bool target_is_mips(const ZigTarget *target) {
+ return target->arch == ZigLLVM_mips || target->arch == ZigLLVM_mipsel ||
+ target->arch == ZigLLVM_mips64 || target->arch == ZigLLVM_mips64el;
+}
+
unsigned target_fn_align(const ZigTarget *target) {
return 16;
}