aboutsummaryrefslogtreecommitdiff
path: root/src/codegen
diff options
context:
space:
mode:
authorAlex Rønne Petersen <alex@alexrp.com>2024-10-15 20:29:49 +0200
committerAlex Rønne Petersen <alex@alexrp.com>2024-10-20 09:21:17 +0200
commit6c1e306484530bfeaf26450fb83a70ff1c323bcd (patch)
treeed5c465b65d6946e153cb458f4b002ff7d691444 /src/codegen
parent43344833c52dad441475c5eaceb257f524980c60 (diff)
downloadzig-6c1e306484530bfeaf26450fb83a70ff1c323bcd.tar.gz
zig-6c1e306484530bfeaf26450fb83a70ff1c323bcd.zip
llvm: Add some missing fnptr alignment specifications in DataLayoutBuilder.
Diffstat (limited to 'src/codegen')
-rw-r--r--src/codegen/llvm.zig11
1 files changed, 9 insertions, 2 deletions
diff --git a/src/codegen/llvm.zig b/src/codegen/llvm.zig
index bd59cef569..12ebdf4128 100644
--- a/src/codegen/llvm.zig
+++ b/src/codegen/llvm.zig
@@ -458,10 +458,15 @@ const DataLayoutBuilder = struct {
if (idx != size) try writer.print(":{d}", .{idx});
}
}
- if (self.target.cpu.arch.isArmOrThumb()) try writer.writeAll("-Fi8") // for thumb interwork
+ if (self.target.cpu.arch.isArmOrThumb())
+ try writer.writeAll("-Fi8") // for thumb interwork
else if (self.target.cpu.arch == .powerpc64 and
- self.target.os.tag != .freebsd and self.target.abi != .musl)
+ self.target.os.tag != .freebsd and
+ self.target.os.tag != .openbsd and
+ !self.target.abi.isMusl())
try writer.writeAll("-Fi64")
+ else if (self.target.cpu.arch.isPowerPC() and self.target.os.tag == .aix)
+ try writer.writeAll(if (self.target.cpu.arch.isPowerPC64()) "-Fi64" else "-Fi32")
else if (self.target.cpu.arch.isPowerPC())
try writer.writeAll("-Fn32");
if (self.target.cpu.arch != .hexagon) {
@@ -573,6 +578,8 @@ const DataLayoutBuilder = struct {
self.target.os.tag == .uefi or self.target.os.tag == .windows or
self.target.cpu.arch == .riscv32)
try writer.print("-S{d}", .{stack_abi});
+ if (self.target.cpu.arch.isAARCH64())
+ try writer.writeAll("-Fn32");
switch (self.target.cpu.arch) {
.hexagon, .ve => {
try self.typeAlignment(.vector, 32, 128, 128, true, writer);