summaryrefslogtreecommitdiff
path: root/SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch
diff options
context:
space:
mode:
Diffstat (limited to 'SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch')
-rw-r--r--SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch251
1 files changed, 0 insertions, 251 deletions
diff --git a/SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch b/SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch
deleted file mode 100644
index 1cc38fc..0000000
--- a/SOURCES/0001-drm-panel-st7703-Add-support-for-Xingbangda-XBD599.patch
+++ /dev/null
@@ -1,251 +0,0 @@
-From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
-From: Ondrej Jirman <megous@megous.com>
-Date: Fri, 26 Jun 2020 02:55:57 +0200
-Subject: [PATCH] drm/panel: st7703: Add support for Xingbangda XBD599
-
-Xingbangda XBD599 is a 5.99" 720x1440 MIPI-DSI LCD panel used in
-PinePhone. Add support for it.
-
-Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
-Signed-off-by: Ondrej Jirman <megous@megous.com>
----
- drivers/gpu/drm/panel/panel-sitronix-st7703.c | 199 +++++++++++++++++-
- 1 file changed, 197 insertions(+), 2 deletions(-)
-
-diff --git a/drivers/gpu/drm/panel/panel-sitronix-st7703.c b/drivers/gpu/drm/panel/panel-sitronix-st7703.c
-index cdbf7dfb4dd4..33611419059a 100644
---- a/drivers/gpu/drm/panel/panel-sitronix-st7703.c
-+++ b/drivers/gpu/drm/panel/panel-sitronix-st7703.c
-@@ -39,10 +39,11 @@
- #define ST7703_CMD_SETEXTC 0xB9
- #define ST7703_CMD_SETMIPI 0xBA
- #define ST7703_CMD_SETVDC 0xBC
--#define ST7703_CMD_UNKNOWN0 0xBF
-+#define ST7703_CMD_UNKNOWN_BF 0xBF
- #define ST7703_CMD_SETSCR 0xC0
- #define ST7703_CMD_SETPOWER 0xC1
- #define ST7703_CMD_SETPANEL 0xCC
-+#define ST7703_CMD_UNKNOWN_C6 0xC6
- #define ST7703_CMD_SETGAMMA 0xE0
- #define ST7703_CMD_SETEQ 0xE3
- #define ST7703_CMD_SETGIP1 0xE9
-@@ -109,7 +110,7 @@ static int jh057n_init_sequence(struct st7703 *ctx)
- msleep(20);
-
- dsi_generic_write_seq(dsi, ST7703_CMD_SETVCOM, 0x3F, 0x3F);
-- dsi_generic_write_seq(dsi, ST7703_CMD_UNKNOWN0, 0x02, 0x11, 0x00);
-+ dsi_generic_write_seq(dsi, ST7703_CMD_UNKNOWN_BF, 0x02, 0x11, 0x00);
- dsi_generic_write_seq(dsi, ST7703_CMD_SETGIP1,
- 0x82, 0x10, 0x06, 0x05, 0x9E, 0x0A, 0xA5, 0x12,
- 0x31, 0x23, 0x37, 0x83, 0x04, 0xBC, 0x27, 0x38,
-@@ -163,6 +164,199 @@ struct st7703_panel_desc jh057n00900_panel_desc = {
- .init_sequence = jh057n_init_sequence,
- };
-
-+#define dsi_dcs_write_seq(dsi, cmd, seq...) do { \
-+ static const u8 d[] = { seq }; \
-+ int ret; \
-+ ret = mipi_dsi_dcs_write(dsi, cmd, d, ARRAY_SIZE(d)); \
-+ if (ret < 0) \
-+ return ret; \
-+ } while (0)
-+
-+
-+static int xbd599_init_sequence(struct st7703 *ctx)
-+{
-+ struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
-+
-+ /*
-+ * Init sequence was supplied by the panel vendor.
-+ */
-+
-+ /* Magic sequence to unlock user commands below. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETEXTC, 0xF1, 0x12, 0x83);
-+
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETMIPI,
-+ 0x33, /* VC_main = 0, Lane_Number = 3 (4 lanes) */
-+ 0x81, /* DSI_LDO_SEL = 1.7V, RTERM = 90 Ohm */
-+ 0x05, /* IHSRX = x6 (Low High Speed driving ability) */
-+ 0xF9, /* TX_CLK_SEL = fDSICLK/16 */
-+ 0x0E, /* HFP_OSC (min. HFP number in DSI mode) */
-+ 0x0E, /* HBP_OSC (min. HBP number in DSI mode) */
-+ /* The rest is undocumented in ST7703 datasheet */
-+ 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-+ 0x44, 0x25, 0x00, 0x91, 0x0a, 0x00, 0x00, 0x02,
-+ 0x4F, 0x11, 0x00, 0x00, 0x37);
-+
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETPOWER_EXT,
-+ 0x25, /* PCCS = 2, ECP_DC_DIV = 1/4 HSYNC */
-+ 0x22, /* DT = 15ms XDK_ECP = x2 */
-+ 0x20, /* PFM_DC_DIV = /1 */
-+ 0x03 /* ECP_SYNC_EN = 1, VGX_SYNC_EN = 1 */);
-+
-+ /* RGB I/F porch timing */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETRGBIF,
-+ 0x10, /* VBP_RGB_GEN */
-+ 0x10, /* VFP_RGB_GEN */
-+ 0x05, /* DE_BP_RGB_GEN */
-+ 0x05, /* DE_FP_RGB_GEN */
-+ /* The rest is undocumented in ST7703 datasheet */
-+ 0x03, 0xFF,
-+ 0x00, 0x00,
-+ 0x00, 0x00);
-+
-+ /* Source driving settings. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETSCR,
-+ 0x73, /* N_POPON */
-+ 0x73, /* N_NOPON */
-+ 0x50, /* I_POPON */
-+ 0x50, /* I_NOPON */
-+ 0x00, /* SCR[31,24] */
-+ 0xC0, /* SCR[23,16] */
-+ 0x08, /* SCR[15,8] */
-+ 0x70, /* SCR[7,0] */
-+ 0x00 /* Undocumented */);
-+
-+ /* NVDDD_SEL = -1.8V, VDDD_SEL = out of range (possibly 1.9V?) */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETVDC, 0x4E);
-+
-+ /*
-+ * SS_PANEL = 1 (reverse scan), GS_PANEL = 0 (normal scan)
-+ * REV_PANEL = 1 (normally black panel), BGR_PANEL = 1 (BGR)
-+ */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETPANEL, 0x0B);
-+
-+ /* Zig-Zag Type C column inversion. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETCYC, 0x80);
-+
-+ /* Set display resolution. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETDISP,
-+ 0xF0, /* NL = 240 */
-+ 0x12, /* RES_V_LSB = 0, BLK_CON = VSSD,
-+ * RESO_SEL = 720RGB
-+ */
-+ 0xF0 /* WHITE_GND_EN = 1 (GND),
-+ * WHITE_FRAME_SEL = 7 frames,
-+ * ISC = 0 frames
-+ */);
-+
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETEQ,
-+ 0x00, /* PNOEQ */
-+ 0x00, /* NNOEQ */
-+ 0x0B, /* PEQGND */
-+ 0x0B, /* NEQGND */
-+ 0x10, /* PEQVCI */
-+ 0x10, /* NEQVCI */
-+ 0x00, /* PEQVCI1 */
-+ 0x00, /* NEQVCI1 */
-+ 0x00, /* reserved */
-+ 0x00, /* reserved */
-+ 0xFF, /* reserved */
-+ 0x00, /* reserved */
-+ 0xC0, /* ESD_DET_DATA_WHITE = 1, ESD_WHITE_EN = 1 */
-+ 0x10 /* SLPIN_OPTION = 1 (no need vsync after sleep-in)
-+ * VEDIO_NO_CHECK_EN = 0
-+ * ESD_WHITE_GND_EN = 0
-+ * ESD_DET_TIME_SEL = 0 frames
-+ */);
-+
-+ /* Undocumented command. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_UNKNOWN_C6, 0x01, 0x00, 0xFF, 0xFF, 0x00);
-+
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETPOWER,
-+ 0x74, /* VBTHS, VBTLS: VGH = 17V, VBL = -11V */
-+ 0x00, /* FBOFF_VGH = 0, FBOFF_VGL = 0 */
-+ 0x32, /* VRP */
-+ 0x32, /* VRN */
-+ 0x77, /* reserved */
-+ 0xF1, /* APS = 1 (small),
-+ * VGL_DET_EN = 1, VGH_DET_EN = 1,
-+ * VGL_TURBO = 1, VGH_TURBO = 1
-+ */
-+ 0xFF, /* VGH1_L_DIV, VGL1_L_DIV (1.5MHz) */
-+ 0xFF, /* VGH1_R_DIV, VGL1_R_DIV (1.5MHz) */
-+ 0xCC, /* VGH2_L_DIV, VGL2_L_DIV (2.6MHz) */
-+ 0xCC, /* VGH2_R_DIV, VGL2_R_DIV (2.6MHz) */
-+ 0x77, /* VGH3_L_DIV, VGL3_L_DIV (4.5MHz) */
-+ 0x77 /* VGH3_R_DIV, VGL3_R_DIV (4.5MHz) */);
-+
-+ /* Reference voltage. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETBGP,
-+ 0x07, /* VREF_SEL = 4.2V */
-+ 0x07 /* NVREF_SEL = 4.2V */);
-+
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETVCOM,
-+ 0x2C, /* VCOMDC_F = -0.67V */
-+ 0x2C /* VCOMDC_B = -0.67V */);
-+
-+ /* Undocumented command. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_UNKNOWN_BF, 0x02, 0x11, 0x00);
-+
-+ /* This command is to set forward GIP timing. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETGIP1,
-+ 0x82, 0x10, 0x06, 0x05, 0xA2, 0x0A, 0xA5, 0x12,
-+ 0x31, 0x23, 0x37, 0x83, 0x04, 0xBC, 0x27, 0x38,
-+ 0x0C, 0x00, 0x03, 0x00, 0x00, 0x00, 0x0C, 0x00,
-+ 0x03, 0x00, 0x00, 0x00, 0x75, 0x75, 0x31, 0x88,
-+ 0x88, 0x88, 0x88, 0x88, 0x88, 0x13, 0x88, 0x64,
-+ 0x64, 0x20, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
-+ 0x02, 0x88, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-+ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
-+
-+ /* This command is to set backward GIP timing. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETGIP2,
-+ 0x02, 0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-+ 0x00, 0x00, 0x00, 0x00, 0x02, 0x46, 0x02, 0x88,
-+ 0x88, 0x88, 0x88, 0x88, 0x88, 0x64, 0x88, 0x13,
-+ 0x57, 0x13, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
-+ 0x75, 0x88, 0x23, 0x14, 0x00, 0x00, 0x02, 0x00,
-+ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-+ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x0A,
-+ 0xA5, 0x00, 0x00, 0x00, 0x00);
-+
-+ /* Adjust the gamma characteristics of the panel. */
-+ dsi_dcs_write_seq(dsi, ST7703_CMD_SETGAMMA,
-+ 0x00, 0x09, 0x0D, 0x23, 0x27, 0x3C, 0x41, 0x35,
-+ 0x07, 0x0D, 0x0E, 0x12, 0x13, 0x10, 0x12, 0x12,
-+ 0x18, 0x00, 0x09, 0x0D, 0x23, 0x27, 0x3C, 0x41,
-+ 0x35, 0x07, 0x0D, 0x0E, 0x12, 0x13, 0x10, 0x12,
-+ 0x12, 0x18);
-+
-+ return 0;
-+}
-+
-+static const struct drm_display_mode xbd599_mode = {
-+ .hdisplay = 720,
-+ .hsync_start = 720 + 40,
-+ .hsync_end = 720 + 40 + 40,
-+ .htotal = 720 + 40 + 40 + 40,
-+ .vdisplay = 1440,
-+ .vsync_start = 1440 + 18,
-+ .vsync_end = 1440 + 18 + 10,
-+ .vtotal = 1440 + 18 + 10 + 17,
-+ .vrefresh = 60,
-+ .clock = 69000,
-+ .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
-+ .width_mm = 68,
-+ .height_mm = 136,
-+};
-+
-+static const struct st7703_panel_desc xbd599_desc = {
-+ .mode = &xbd599_mode,
-+ .lanes = 4,
-+ .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE,
-+ .format = MIPI_DSI_FMT_RGB888,
-+ .init_sequence = xbd599_init_sequence,
-+};
-+
- static int st7703_enable(struct drm_panel *panel)
- {
- struct st7703 *ctx = panel_to_st7703(panel);
-@@ -428,6 +622,7 @@ static int st7703_remove(struct mipi_dsi_device *dsi)
-
- static const struct of_device_id st7703_of_match[] = {
- { .compatible = "rocktech,jh057n00900", .data = &jh057n00900_panel_desc },
-+ { .compatible = "xingbangda,xbd599", .data = &xbd599_desc },
- { /* sentinel */ }
- };
- MODULE_DEVICE_TABLE(of, st7703_of_match);
---
-2.26.2
-
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 17:21:12 +0000